Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * processor_idle - idle state submodule to the ACPI processor driver | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Andy Grover <andrew.grover@intel.com> | |
5 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
c5ab81ca | 6 | * Copyright (C) 2004, 2005 Dominik Brodowski <linux@brodo.de> |
1da177e4 LT |
7 | * Copyright (C) 2004 Anil S Keshavamurthy <anil.s.keshavamurthy@intel.com> |
8 | * - Added processor hotplug support | |
02df8b93 VP |
9 | * Copyright (C) 2005 Venkatesh Pallipadi <venkatesh.pallipadi@intel.com> |
10 | * - Added support for C3 on SMP | |
1da177e4 LT |
11 | * |
12 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
13 | * | |
14 | * This program is free software; you can redistribute it and/or modify | |
15 | * it under the terms of the GNU General Public License as published by | |
16 | * the Free Software Foundation; either version 2 of the License, or (at | |
17 | * your option) any later version. | |
18 | * | |
19 | * This program is distributed in the hope that it will be useful, but | |
20 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
22 | * General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. | |
27 | * | |
28 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
29 | */ | |
30 | ||
31 | #include <linux/kernel.h> | |
32 | #include <linux/module.h> | |
33 | #include <linux/init.h> | |
34 | #include <linux/cpufreq.h> | |
5a0e3ad6 | 35 | #include <linux/slab.h> |
1da177e4 LT |
36 | #include <linux/acpi.h> |
37 | #include <linux/dmi.h> | |
38 | #include <linux/moduleparam.h> | |
4e57b681 | 39 | #include <linux/sched.h> /* need_resched() */ |
e8db0be1 | 40 | #include <linux/pm_qos.h> |
e9e2cdb4 | 41 | #include <linux/clockchips.h> |
4f86d3a8 | 42 | #include <linux/cpuidle.h> |
ba84be23 | 43 | #include <linux/irqflags.h> |
1da177e4 | 44 | |
3434933b TG |
45 | /* |
46 | * Include the apic definitions for x86 to have the APIC timer related defines | |
47 | * available also for UP (on SMP it gets magically included via linux/smp.h). | |
48 | * asm/acpi.h is not an option, as it would require more include magic. Also | |
49 | * creating an empty asm-ia64/apic.h would just trade pest vs. cholera. | |
50 | */ | |
51 | #ifdef CONFIG_X86 | |
52 | #include <asm/apic.h> | |
53 | #endif | |
54 | ||
1da177e4 LT |
55 | #include <asm/io.h> |
56 | #include <asm/uaccess.h> | |
57 | ||
58 | #include <acpi/acpi_bus.h> | |
59 | #include <acpi/processor.h> | |
c1e3b377 | 60 | #include <asm/processor.h> |
1da177e4 | 61 | |
a192a958 LB |
62 | #define PREFIX "ACPI: " |
63 | ||
1da177e4 | 64 | #define ACPI_PROCESSOR_CLASS "processor" |
1da177e4 | 65 | #define _COMPONENT ACPI_PROCESSOR_COMPONENT |
f52fd66d | 66 | ACPI_MODULE_NAME("processor_idle"); |
1da177e4 | 67 | |
4f86d3a8 LB |
68 | static unsigned int max_cstate __read_mostly = ACPI_PROCESSOR_MAX_POWER; |
69 | module_param(max_cstate, uint, 0000); | |
b6835052 | 70 | static unsigned int nocst __read_mostly; |
1da177e4 | 71 | module_param(nocst, uint, 0000); |
d3e7e99f LB |
72 | static int bm_check_disable __read_mostly; |
73 | module_param(bm_check_disable, uint, 0000); | |
1da177e4 | 74 | |
25de5718 | 75 | static unsigned int latency_factor __read_mostly = 2; |
4963f620 | 76 | module_param(latency_factor, uint, 0644); |
1da177e4 | 77 | |
3d339dcb DL |
78 | static DEFINE_PER_CPU(struct cpuidle_device *, acpi_cpuidle_device); |
79 | ||
d1896049 TR |
80 | static int disabled_by_idle_boot_param(void) |
81 | { | |
82 | return boot_option_idle_override == IDLE_POLL || | |
83 | boot_option_idle_override == IDLE_FORCE_MWAIT || | |
84 | boot_option_idle_override == IDLE_HALT; | |
85 | } | |
86 | ||
1da177e4 LT |
87 | /* |
88 | * IBM ThinkPad R40e crashes mysteriously when going into C2 or C3. | |
89 | * For now disable this. Probably a bug somewhere else. | |
90 | * | |
91 | * To skip this limit, boot/load with a large max_cstate limit. | |
92 | */ | |
1855256c | 93 | static int set_max_cstate(const struct dmi_system_id *id) |
1da177e4 LT |
94 | { |
95 | if (max_cstate > ACPI_PROCESSOR_MAX_POWER) | |
96 | return 0; | |
97 | ||
3d35600a | 98 | printk(KERN_NOTICE PREFIX "%s detected - limiting to C%ld max_cstate." |
4be44fcd LB |
99 | " Override with \"processor.max_cstate=%d\"\n", id->ident, |
100 | (long)id->driver_data, ACPI_PROCESSOR_MAX_POWER + 1); | |
1da177e4 | 101 | |
3d35600a | 102 | max_cstate = (long)id->driver_data; |
1da177e4 LT |
103 | |
104 | return 0; | |
105 | } | |
106 | ||
7ded5689 AR |
107 | /* Actually this shouldn't be __cpuinitdata, would be better to fix the |
108 | callers to only run once -AK */ | |
109 | static struct dmi_system_id __cpuinitdata processor_power_dmi_table[] = { | |
876c184b TR |
110 | { set_max_cstate, "Clevo 5600D", { |
111 | DMI_MATCH(DMI_BIOS_VENDOR,"Phoenix Technologies LTD"), | |
112 | DMI_MATCH(DMI_BIOS_VERSION,"SHE845M0.86C.0013.D.0302131307")}, | |
4be44fcd | 113 | (void *)2}, |
370d5cd8 AV |
114 | { set_max_cstate, "Pavilion zv5000", { |
115 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
116 | DMI_MATCH(DMI_PRODUCT_NAME,"Pavilion zv5000 (DS502A#ABA)")}, | |
117 | (void *)1}, | |
118 | { set_max_cstate, "Asus L8400B", { | |
119 | DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer Inc."), | |
120 | DMI_MATCH(DMI_PRODUCT_NAME,"L8400B series Notebook PC")}, | |
121 | (void *)1}, | |
1da177e4 LT |
122 | {}, |
123 | }; | |
124 | ||
4f86d3a8 | 125 | |
2e906655 | 126 | /* |
127 | * Callers should disable interrupts before the call and enable | |
128 | * interrupts after return. | |
129 | */ | |
ddc081a1 VP |
130 | static void acpi_safe_halt(void) |
131 | { | |
132 | current_thread_info()->status &= ~TS_POLLING; | |
133 | /* | |
134 | * TS_POLLING-cleared state must be visible before we | |
135 | * test NEED_RESCHED: | |
136 | */ | |
137 | smp_mb(); | |
71e93d15 | 138 | if (!need_resched()) { |
ddc081a1 | 139 | safe_halt(); |
71e93d15 VP |
140 | local_irq_disable(); |
141 | } | |
ddc081a1 VP |
142 | current_thread_info()->status |= TS_POLLING; |
143 | } | |
144 | ||
169a0abb TG |
145 | #ifdef ARCH_APICTIMER_STOPS_ON_C3 |
146 | ||
147 | /* | |
148 | * Some BIOS implementations switch to C3 in the published C2 state. | |
296d93cd LT |
149 | * This seems to be a common problem on AMD boxen, but other vendors |
150 | * are affected too. We pick the most conservative approach: we assume | |
151 | * that the local APIC stops in both C2 and C3. | |
169a0abb | 152 | */ |
7e275cc4 | 153 | static void lapic_timer_check_state(int state, struct acpi_processor *pr, |
169a0abb TG |
154 | struct acpi_processor_cx *cx) |
155 | { | |
156 | struct acpi_processor_power *pwr = &pr->power; | |
e585bef8 | 157 | u8 type = local_apic_timer_c2_ok ? ACPI_STATE_C3 : ACPI_STATE_C2; |
169a0abb | 158 | |
db954b58 VP |
159 | if (cpu_has(&cpu_data(pr->id), X86_FEATURE_ARAT)) |
160 | return; | |
161 | ||
02c68a02 | 162 | if (amd_e400_c1e_detected) |
87ad57ba SL |
163 | type = ACPI_STATE_C1; |
164 | ||
169a0abb TG |
165 | /* |
166 | * Check, if one of the previous states already marked the lapic | |
167 | * unstable | |
168 | */ | |
169 | if (pwr->timer_broadcast_on_state < state) | |
170 | return; | |
171 | ||
e585bef8 | 172 | if (cx->type >= type) |
296d93cd | 173 | pr->power.timer_broadcast_on_state = state; |
169a0abb TG |
174 | } |
175 | ||
918aae42 | 176 | static void __lapic_timer_propagate_broadcast(void *arg) |
169a0abb | 177 | { |
f833bab8 | 178 | struct acpi_processor *pr = (struct acpi_processor *) arg; |
e9e2cdb4 TG |
179 | unsigned long reason; |
180 | ||
181 | reason = pr->power.timer_broadcast_on_state < INT_MAX ? | |
182 | CLOCK_EVT_NOTIFY_BROADCAST_ON : CLOCK_EVT_NOTIFY_BROADCAST_OFF; | |
183 | ||
184 | clockevents_notify(reason, &pr->id); | |
e9e2cdb4 TG |
185 | } |
186 | ||
918aae42 HS |
187 | static void lapic_timer_propagate_broadcast(struct acpi_processor *pr) |
188 | { | |
189 | smp_call_function_single(pr->id, __lapic_timer_propagate_broadcast, | |
190 | (void *)pr, 1); | |
191 | } | |
192 | ||
e9e2cdb4 | 193 | /* Power(C) State timer broadcast control */ |
7e275cc4 | 194 | static void lapic_timer_state_broadcast(struct acpi_processor *pr, |
e9e2cdb4 TG |
195 | struct acpi_processor_cx *cx, |
196 | int broadcast) | |
197 | { | |
e9e2cdb4 TG |
198 | int state = cx - pr->power.states; |
199 | ||
200 | if (state >= pr->power.timer_broadcast_on_state) { | |
201 | unsigned long reason; | |
202 | ||
203 | reason = broadcast ? CLOCK_EVT_NOTIFY_BROADCAST_ENTER : | |
204 | CLOCK_EVT_NOTIFY_BROADCAST_EXIT; | |
205 | clockevents_notify(reason, &pr->id); | |
206 | } | |
169a0abb TG |
207 | } |
208 | ||
209 | #else | |
210 | ||
7e275cc4 | 211 | static void lapic_timer_check_state(int state, struct acpi_processor *pr, |
169a0abb | 212 | struct acpi_processor_cx *cstate) { } |
7e275cc4 LB |
213 | static void lapic_timer_propagate_broadcast(struct acpi_processor *pr) { } |
214 | static void lapic_timer_state_broadcast(struct acpi_processor *pr, | |
e9e2cdb4 TG |
215 | struct acpi_processor_cx *cx, |
216 | int broadcast) | |
217 | { | |
218 | } | |
169a0abb TG |
219 | |
220 | #endif | |
221 | ||
815ab0fd LB |
222 | static u32 saved_bm_rld; |
223 | ||
224 | static void acpi_idle_bm_rld_save(void) | |
225 | { | |
226 | acpi_read_bit_register(ACPI_BITREG_BUS_MASTER_RLD, &saved_bm_rld); | |
227 | } | |
228 | static void acpi_idle_bm_rld_restore(void) | |
229 | { | |
230 | u32 resumed_bm_rld; | |
231 | ||
232 | acpi_read_bit_register(ACPI_BITREG_BUS_MASTER_RLD, &resumed_bm_rld); | |
233 | ||
234 | if (resumed_bm_rld != saved_bm_rld) | |
235 | acpi_write_bit_register(ACPI_BITREG_BUS_MASTER_RLD, saved_bm_rld); | |
236 | } | |
b04e7bdb | 237 | |
e8110b64 | 238 | int acpi_processor_suspend(struct device *dev) |
b04e7bdb | 239 | { |
815ab0fd | 240 | acpi_idle_bm_rld_save(); |
b04e7bdb TG |
241 | return 0; |
242 | } | |
243 | ||
e8110b64 | 244 | int acpi_processor_resume(struct device *dev) |
b04e7bdb | 245 | { |
815ab0fd | 246 | acpi_idle_bm_rld_restore(); |
b04e7bdb TG |
247 | return 0; |
248 | } | |
249 | ||
592913ec | 250 | #if defined(CONFIG_X86) |
520daf72 | 251 | static void tsc_check_state(int state) |
ddb25f9a AK |
252 | { |
253 | switch (boot_cpu_data.x86_vendor) { | |
254 | case X86_VENDOR_AMD: | |
40fb1715 | 255 | case X86_VENDOR_INTEL: |
ddb25f9a AK |
256 | /* |
257 | * AMD Fam10h TSC will tick in all | |
258 | * C/P/S0/S1 states when this bit is set. | |
259 | */ | |
40fb1715 | 260 | if (boot_cpu_has(X86_FEATURE_NONSTOP_TSC)) |
520daf72 | 261 | return; |
40fb1715 | 262 | |
ddb25f9a | 263 | /*FALL THROUGH*/ |
ddb25f9a | 264 | default: |
520daf72 LB |
265 | /* TSC could halt in idle, so notify users */ |
266 | if (state > ACPI_STATE_C1) | |
267 | mark_tsc_unstable("TSC halts in idle"); | |
ddb25f9a AK |
268 | } |
269 | } | |
520daf72 LB |
270 | #else |
271 | static void tsc_check_state(int state) { return; } | |
ddb25f9a AK |
272 | #endif |
273 | ||
4be44fcd | 274 | static int acpi_processor_get_power_info_fadt(struct acpi_processor *pr) |
1da177e4 | 275 | { |
1da177e4 LT |
276 | |
277 | if (!pr) | |
d550d98d | 278 | return -EINVAL; |
1da177e4 LT |
279 | |
280 | if (!pr->pblk) | |
d550d98d | 281 | return -ENODEV; |
1da177e4 | 282 | |
1da177e4 | 283 | /* if info is obtained from pblk/fadt, type equals state */ |
1da177e4 LT |
284 | pr->power.states[ACPI_STATE_C2].type = ACPI_STATE_C2; |
285 | pr->power.states[ACPI_STATE_C3].type = ACPI_STATE_C3; | |
286 | ||
4c033552 VP |
287 | #ifndef CONFIG_HOTPLUG_CPU |
288 | /* | |
289 | * Check for P_LVL2_UP flag before entering C2 and above on | |
4f86d3a8 | 290 | * an SMP system. |
4c033552 | 291 | */ |
ad71860a | 292 | if ((num_online_cpus() > 1) && |
cee324b1 | 293 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) |
d550d98d | 294 | return -ENODEV; |
4c033552 VP |
295 | #endif |
296 | ||
1da177e4 LT |
297 | /* determine C2 and C3 address from pblk */ |
298 | pr->power.states[ACPI_STATE_C2].address = pr->pblk + 4; | |
299 | pr->power.states[ACPI_STATE_C3].address = pr->pblk + 5; | |
300 | ||
301 | /* determine latencies from FADT */ | |
ba494bee BM |
302 | pr->power.states[ACPI_STATE_C2].latency = acpi_gbl_FADT.c2_latency; |
303 | pr->power.states[ACPI_STATE_C3].latency = acpi_gbl_FADT.c3_latency; | |
1da177e4 | 304 | |
5d76b6f6 LB |
305 | /* |
306 | * FADT specified C2 latency must be less than or equal to | |
307 | * 100 microseconds. | |
308 | */ | |
ba494bee | 309 | if (acpi_gbl_FADT.c2_latency > ACPI_PROCESSOR_MAX_C2_LATENCY) { |
5d76b6f6 | 310 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
ba494bee | 311 | "C2 latency too large [%d]\n", acpi_gbl_FADT.c2_latency)); |
5d76b6f6 LB |
312 | /* invalidate C2 */ |
313 | pr->power.states[ACPI_STATE_C2].address = 0; | |
314 | } | |
315 | ||
a6d72c18 LB |
316 | /* |
317 | * FADT supplied C3 latency must be less than or equal to | |
318 | * 1000 microseconds. | |
319 | */ | |
ba494bee | 320 | if (acpi_gbl_FADT.c3_latency > ACPI_PROCESSOR_MAX_C3_LATENCY) { |
a6d72c18 | 321 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
ba494bee | 322 | "C3 latency too large [%d]\n", acpi_gbl_FADT.c3_latency)); |
a6d72c18 LB |
323 | /* invalidate C3 */ |
324 | pr->power.states[ACPI_STATE_C3].address = 0; | |
325 | } | |
326 | ||
1da177e4 LT |
327 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
328 | "lvl2[0x%08x] lvl3[0x%08x]\n", | |
329 | pr->power.states[ACPI_STATE_C2].address, | |
330 | pr->power.states[ACPI_STATE_C3].address)); | |
331 | ||
d550d98d | 332 | return 0; |
1da177e4 LT |
333 | } |
334 | ||
991528d7 | 335 | static int acpi_processor_get_power_info_default(struct acpi_processor *pr) |
acf05f4b | 336 | { |
991528d7 VP |
337 | if (!pr->power.states[ACPI_STATE_C1].valid) { |
338 | /* set the first C-State to C1 */ | |
339 | /* all processors need to support C1 */ | |
340 | pr->power.states[ACPI_STATE_C1].type = ACPI_STATE_C1; | |
341 | pr->power.states[ACPI_STATE_C1].valid = 1; | |
0fda6b40 | 342 | pr->power.states[ACPI_STATE_C1].entry_method = ACPI_CSTATE_HALT; |
991528d7 VP |
343 | } |
344 | /* the C0 state only exists as a filler in our array */ | |
acf05f4b | 345 | pr->power.states[ACPI_STATE_C0].valid = 1; |
d550d98d | 346 | return 0; |
acf05f4b VP |
347 | } |
348 | ||
4be44fcd | 349 | static int acpi_processor_get_power_info_cst(struct acpi_processor *pr) |
1da177e4 | 350 | { |
4be44fcd | 351 | acpi_status status = 0; |
439913ff | 352 | u64 count; |
cf824788 | 353 | int current_count; |
4be44fcd LB |
354 | int i; |
355 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; | |
356 | union acpi_object *cst; | |
1da177e4 | 357 | |
1da177e4 | 358 | |
1da177e4 | 359 | if (nocst) |
d550d98d | 360 | return -ENODEV; |
1da177e4 | 361 | |
991528d7 | 362 | current_count = 0; |
1da177e4 LT |
363 | |
364 | status = acpi_evaluate_object(pr->handle, "_CST", NULL, &buffer); | |
365 | if (ACPI_FAILURE(status)) { | |
366 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "No _CST, giving up\n")); | |
d550d98d | 367 | return -ENODEV; |
4be44fcd | 368 | } |
1da177e4 | 369 | |
50dd0969 | 370 | cst = buffer.pointer; |
1da177e4 LT |
371 | |
372 | /* There must be at least 2 elements */ | |
373 | if (!cst || (cst->type != ACPI_TYPE_PACKAGE) || cst->package.count < 2) { | |
6468463a | 374 | printk(KERN_ERR PREFIX "not enough elements in _CST\n"); |
1da177e4 LT |
375 | status = -EFAULT; |
376 | goto end; | |
377 | } | |
378 | ||
379 | count = cst->package.elements[0].integer.value; | |
380 | ||
381 | /* Validate number of power states. */ | |
382 | if (count < 1 || count != cst->package.count - 1) { | |
6468463a | 383 | printk(KERN_ERR PREFIX "count given by _CST is not valid\n"); |
1da177e4 LT |
384 | status = -EFAULT; |
385 | goto end; | |
386 | } | |
387 | ||
1da177e4 LT |
388 | /* Tell driver that at least _CST is supported. */ |
389 | pr->flags.has_cst = 1; | |
390 | ||
391 | for (i = 1; i <= count; i++) { | |
392 | union acpi_object *element; | |
393 | union acpi_object *obj; | |
394 | struct acpi_power_register *reg; | |
395 | struct acpi_processor_cx cx; | |
396 | ||
397 | memset(&cx, 0, sizeof(cx)); | |
398 | ||
50dd0969 | 399 | element = &(cst->package.elements[i]); |
1da177e4 LT |
400 | if (element->type != ACPI_TYPE_PACKAGE) |
401 | continue; | |
402 | ||
403 | if (element->package.count != 4) | |
404 | continue; | |
405 | ||
50dd0969 | 406 | obj = &(element->package.elements[0]); |
1da177e4 LT |
407 | |
408 | if (obj->type != ACPI_TYPE_BUFFER) | |
409 | continue; | |
410 | ||
4be44fcd | 411 | reg = (struct acpi_power_register *)obj->buffer.pointer; |
1da177e4 LT |
412 | |
413 | if (reg->space_id != ACPI_ADR_SPACE_SYSTEM_IO && | |
4be44fcd | 414 | (reg->space_id != ACPI_ADR_SPACE_FIXED_HARDWARE)) |
1da177e4 LT |
415 | continue; |
416 | ||
1da177e4 | 417 | /* There should be an easy way to extract an integer... */ |
50dd0969 | 418 | obj = &(element->package.elements[1]); |
1da177e4 LT |
419 | if (obj->type != ACPI_TYPE_INTEGER) |
420 | continue; | |
421 | ||
422 | cx.type = obj->integer.value; | |
991528d7 VP |
423 | /* |
424 | * Some buggy BIOSes won't list C1 in _CST - | |
425 | * Let acpi_processor_get_power_info_default() handle them later | |
426 | */ | |
427 | if (i == 1 && cx.type != ACPI_STATE_C1) | |
428 | current_count++; | |
429 | ||
430 | cx.address = reg->address; | |
431 | cx.index = current_count + 1; | |
432 | ||
bc71bec9 | 433 | cx.entry_method = ACPI_CSTATE_SYSTEMIO; |
991528d7 VP |
434 | if (reg->space_id == ACPI_ADR_SPACE_FIXED_HARDWARE) { |
435 | if (acpi_processor_ffh_cstate_probe | |
436 | (pr->id, &cx, reg) == 0) { | |
bc71bec9 | 437 | cx.entry_method = ACPI_CSTATE_FFH; |
438 | } else if (cx.type == ACPI_STATE_C1) { | |
991528d7 VP |
439 | /* |
440 | * C1 is a special case where FIXED_HARDWARE | |
441 | * can be handled in non-MWAIT way as well. | |
442 | * In that case, save this _CST entry info. | |
991528d7 VP |
443 | * Otherwise, ignore this info and continue. |
444 | */ | |
bc71bec9 | 445 | cx.entry_method = ACPI_CSTATE_HALT; |
4fcb2fcd | 446 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI HLT"); |
bc71bec9 | 447 | } else { |
991528d7 VP |
448 | continue; |
449 | } | |
da5e09a1 | 450 | if (cx.type == ACPI_STATE_C1 && |
d1896049 | 451 | (boot_option_idle_override == IDLE_NOMWAIT)) { |
c1e3b377 ZY |
452 | /* |
453 | * In most cases the C1 space_id obtained from | |
454 | * _CST object is FIXED_HARDWARE access mode. | |
455 | * But when the option of idle=halt is added, | |
456 | * the entry_method type should be changed from | |
457 | * CSTATE_FFH to CSTATE_HALT. | |
da5e09a1 ZY |
458 | * When the option of idle=nomwait is added, |
459 | * the C1 entry_method type should be | |
460 | * CSTATE_HALT. | |
c1e3b377 ZY |
461 | */ |
462 | cx.entry_method = ACPI_CSTATE_HALT; | |
463 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI HLT"); | |
464 | } | |
4fcb2fcd VP |
465 | } else { |
466 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI IOPORT 0x%x", | |
467 | cx.address); | |
991528d7 | 468 | } |
1da177e4 | 469 | |
0fda6b40 VP |
470 | if (cx.type == ACPI_STATE_C1) { |
471 | cx.valid = 1; | |
472 | } | |
4fcb2fcd | 473 | |
50dd0969 | 474 | obj = &(element->package.elements[2]); |
1da177e4 LT |
475 | if (obj->type != ACPI_TYPE_INTEGER) |
476 | continue; | |
477 | ||
478 | cx.latency = obj->integer.value; | |
479 | ||
50dd0969 | 480 | obj = &(element->package.elements[3]); |
1da177e4 LT |
481 | if (obj->type != ACPI_TYPE_INTEGER) |
482 | continue; | |
483 | ||
cf824788 JM |
484 | current_count++; |
485 | memcpy(&(pr->power.states[current_count]), &cx, sizeof(cx)); | |
486 | ||
487 | /* | |
488 | * We support total ACPI_PROCESSOR_MAX_POWER - 1 | |
489 | * (From 1 through ACPI_PROCESSOR_MAX_POWER - 1) | |
490 | */ | |
491 | if (current_count >= (ACPI_PROCESSOR_MAX_POWER - 1)) { | |
492 | printk(KERN_WARNING | |
493 | "Limiting number of power states to max (%d)\n", | |
494 | ACPI_PROCESSOR_MAX_POWER); | |
495 | printk(KERN_WARNING | |
496 | "Please increase ACPI_PROCESSOR_MAX_POWER if needed.\n"); | |
497 | break; | |
498 | } | |
1da177e4 LT |
499 | } |
500 | ||
4be44fcd | 501 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "Found %d power states\n", |
cf824788 | 502 | current_count)); |
1da177e4 LT |
503 | |
504 | /* Validate number of power states discovered */ | |
cf824788 | 505 | if (current_count < 2) |
6d93c648 | 506 | status = -EFAULT; |
1da177e4 | 507 | |
4be44fcd | 508 | end: |
02438d87 | 509 | kfree(buffer.pointer); |
1da177e4 | 510 | |
d550d98d | 511 | return status; |
1da177e4 LT |
512 | } |
513 | ||
4be44fcd LB |
514 | static void acpi_processor_power_verify_c3(struct acpi_processor *pr, |
515 | struct acpi_processor_cx *cx) | |
1da177e4 | 516 | { |
ee1ca48f PV |
517 | static int bm_check_flag = -1; |
518 | static int bm_control_flag = -1; | |
02df8b93 | 519 | |
1da177e4 LT |
520 | |
521 | if (!cx->address) | |
d550d98d | 522 | return; |
1da177e4 | 523 | |
1da177e4 LT |
524 | /* |
525 | * PIIX4 Erratum #18: We don't support C3 when Type-F (fast) | |
526 | * DMA transfers are used by any ISA device to avoid livelock. | |
527 | * Note that we could disable Type-F DMA (as recommended by | |
528 | * the erratum), but this is known to disrupt certain ISA | |
529 | * devices thus we take the conservative approach. | |
530 | */ | |
531 | else if (errata.piix4.fdma) { | |
532 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 533 | "C3 not supported on PIIX4 with Type-F DMA\n")); |
d550d98d | 534 | return; |
1da177e4 LT |
535 | } |
536 | ||
02df8b93 | 537 | /* All the logic here assumes flags.bm_check is same across all CPUs */ |
ee1ca48f | 538 | if (bm_check_flag == -1) { |
02df8b93 VP |
539 | /* Determine whether bm_check is needed based on CPU */ |
540 | acpi_processor_power_init_bm_check(&(pr->flags), pr->id); | |
541 | bm_check_flag = pr->flags.bm_check; | |
ee1ca48f | 542 | bm_control_flag = pr->flags.bm_control; |
02df8b93 VP |
543 | } else { |
544 | pr->flags.bm_check = bm_check_flag; | |
ee1ca48f | 545 | pr->flags.bm_control = bm_control_flag; |
02df8b93 VP |
546 | } |
547 | ||
548 | if (pr->flags.bm_check) { | |
02df8b93 | 549 | if (!pr->flags.bm_control) { |
ed3110ef VP |
550 | if (pr->flags.has_cst != 1) { |
551 | /* bus mastering control is necessary */ | |
552 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
553 | "C3 support requires BM control\n")); | |
554 | return; | |
555 | } else { | |
556 | /* Here we enter C3 without bus mastering */ | |
557 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
558 | "C3 support without BM control\n")); | |
559 | } | |
02df8b93 VP |
560 | } |
561 | } else { | |
02df8b93 VP |
562 | /* |
563 | * WBINVD should be set in fadt, for C3 state to be | |
564 | * supported on when bm_check is not required. | |
565 | */ | |
cee324b1 | 566 | if (!(acpi_gbl_FADT.flags & ACPI_FADT_WBINVD)) { |
02df8b93 | 567 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
4be44fcd LB |
568 | "Cache invalidation should work properly" |
569 | " for C3 to be enabled on SMP systems\n")); | |
d550d98d | 570 | return; |
02df8b93 | 571 | } |
02df8b93 VP |
572 | } |
573 | ||
1da177e4 LT |
574 | /* |
575 | * Otherwise we've met all of our C3 requirements. | |
576 | * Normalize the C3 latency to expidite policy. Enable | |
577 | * checking of bus mastering status (bm_check) so we can | |
578 | * use this in our C3 policy | |
579 | */ | |
580 | cx->valid = 1; | |
4f86d3a8 | 581 | |
31878dd8 LB |
582 | /* |
583 | * On older chipsets, BM_RLD needs to be set | |
584 | * in order for Bus Master activity to wake the | |
585 | * system from C3. Newer chipsets handle DMA | |
586 | * during C3 automatically and BM_RLD is a NOP. | |
587 | * In either case, the proper way to | |
588 | * handle BM_RLD is to set it and leave it set. | |
589 | */ | |
50ffba1b | 590 | acpi_write_bit_register(ACPI_BITREG_BUS_MASTER_RLD, 1); |
1da177e4 | 591 | |
d550d98d | 592 | return; |
1da177e4 LT |
593 | } |
594 | ||
1da177e4 LT |
595 | static int acpi_processor_power_verify(struct acpi_processor *pr) |
596 | { | |
597 | unsigned int i; | |
598 | unsigned int working = 0; | |
6eb0a0fd | 599 | |
169a0abb | 600 | pr->power.timer_broadcast_on_state = INT_MAX; |
6eb0a0fd | 601 | |
a0bf284b | 602 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER && i <= max_cstate; i++) { |
1da177e4 LT |
603 | struct acpi_processor_cx *cx = &pr->power.states[i]; |
604 | ||
605 | switch (cx->type) { | |
606 | case ACPI_STATE_C1: | |
607 | cx->valid = 1; | |
608 | break; | |
609 | ||
610 | case ACPI_STATE_C2: | |
d22edd29 LB |
611 | if (!cx->address) |
612 | break; | |
613 | cx->valid = 1; | |
1da177e4 LT |
614 | break; |
615 | ||
616 | case ACPI_STATE_C3: | |
617 | acpi_processor_power_verify_c3(pr, cx); | |
618 | break; | |
619 | } | |
7e275cc4 LB |
620 | if (!cx->valid) |
621 | continue; | |
1da177e4 | 622 | |
7e275cc4 LB |
623 | lapic_timer_check_state(i, pr, cx); |
624 | tsc_check_state(cx->type); | |
625 | working++; | |
1da177e4 | 626 | } |
bd663347 | 627 | |
918aae42 | 628 | lapic_timer_propagate_broadcast(pr); |
1da177e4 LT |
629 | |
630 | return (working); | |
631 | } | |
632 | ||
4be44fcd | 633 | static int acpi_processor_get_power_info(struct acpi_processor *pr) |
1da177e4 LT |
634 | { |
635 | unsigned int i; | |
636 | int result; | |
637 | ||
1da177e4 LT |
638 | |
639 | /* NOTE: the idle thread may not be running while calling | |
640 | * this function */ | |
641 | ||
991528d7 VP |
642 | /* Zero initialize all the C-states info. */ |
643 | memset(pr->power.states, 0, sizeof(pr->power.states)); | |
644 | ||
1da177e4 | 645 | result = acpi_processor_get_power_info_cst(pr); |
6d93c648 | 646 | if (result == -ENODEV) |
c5a114f1 | 647 | result = acpi_processor_get_power_info_fadt(pr); |
6d93c648 | 648 | |
991528d7 VP |
649 | if (result) |
650 | return result; | |
651 | ||
652 | acpi_processor_get_power_info_default(pr); | |
653 | ||
cf824788 | 654 | pr->power.count = acpi_processor_power_verify(pr); |
1da177e4 | 655 | |
1da177e4 LT |
656 | /* |
657 | * if one state of type C2 or C3 is available, mark this | |
658 | * CPU as being "idle manageable" | |
659 | */ | |
660 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { | |
acf05f4b | 661 | if (pr->power.states[i].valid) { |
1da177e4 | 662 | pr->power.count = i; |
2203d6ed LT |
663 | if (pr->power.states[i].type >= ACPI_STATE_C2) |
664 | pr->flags.power = 1; | |
acf05f4b | 665 | } |
1da177e4 LT |
666 | } |
667 | ||
d550d98d | 668 | return 0; |
1da177e4 LT |
669 | } |
670 | ||
4f86d3a8 LB |
671 | /** |
672 | * acpi_idle_bm_check - checks if bus master activity was detected | |
673 | */ | |
674 | static int acpi_idle_bm_check(void) | |
675 | { | |
676 | u32 bm_status = 0; | |
677 | ||
d3e7e99f LB |
678 | if (bm_check_disable) |
679 | return 0; | |
680 | ||
50ffba1b | 681 | acpi_read_bit_register(ACPI_BITREG_BUS_MASTER_STATUS, &bm_status); |
4f86d3a8 | 682 | if (bm_status) |
50ffba1b | 683 | acpi_write_bit_register(ACPI_BITREG_BUS_MASTER_STATUS, 1); |
4f86d3a8 LB |
684 | /* |
685 | * PIIX4 Erratum #18: Note that BM_STS doesn't always reflect | |
686 | * the true state of bus mastering activity; forcing us to | |
687 | * manually check the BMIDEA bit of each IDE channel. | |
688 | */ | |
689 | else if (errata.piix4.bmisx) { | |
690 | if ((inb_p(errata.piix4.bmisx + 0x02) & 0x01) | |
691 | || (inb_p(errata.piix4.bmisx + 0x0A) & 0x01)) | |
692 | bm_status = 1; | |
693 | } | |
694 | return bm_status; | |
695 | } | |
696 | ||
4f86d3a8 LB |
697 | /** |
698 | * acpi_idle_do_entry - a helper function that does C2 and C3 type entry | |
699 | * @cx: cstate data | |
bc71bec9 | 700 | * |
701 | * Caller disables interrupt before call and enables interrupt after return. | |
4f86d3a8 LB |
702 | */ |
703 | static inline void acpi_idle_do_entry(struct acpi_processor_cx *cx) | |
704 | { | |
dcf30997 SR |
705 | /* Don't trace irqs off for idle */ |
706 | stop_critical_timings(); | |
bc71bec9 | 707 | if (cx->entry_method == ACPI_CSTATE_FFH) { |
4f86d3a8 LB |
708 | /* Call into architectural FFH based C-state */ |
709 | acpi_processor_ffh_cstate_enter(cx); | |
bc71bec9 | 710 | } else if (cx->entry_method == ACPI_CSTATE_HALT) { |
711 | acpi_safe_halt(); | |
4f86d3a8 | 712 | } else { |
4f86d3a8 LB |
713 | /* IO port based C-state */ |
714 | inb(cx->address); | |
715 | /* Dummy wait op - must do something useless after P_LVL2 read | |
716 | because chipsets cannot guarantee that STPCLK# signal | |
717 | gets asserted in time to freeze execution properly. */ | |
cfa806f0 | 718 | inl(acpi_gbl_FADT.xpm_timer_block.address); |
4f86d3a8 | 719 | } |
dcf30997 | 720 | start_critical_timings(); |
4f86d3a8 LB |
721 | } |
722 | ||
723 | /** | |
724 | * acpi_idle_enter_c1 - enters an ACPI C1 state-type | |
725 | * @dev: the target CPU | |
46bcfad7 | 726 | * @drv: cpuidle driver containing cpuidle state info |
e978aa7d | 727 | * @index: index of target state |
4f86d3a8 LB |
728 | * |
729 | * This is equivalent to the HALT instruction. | |
730 | */ | |
731 | static int acpi_idle_enter_c1(struct cpuidle_device *dev, | |
46bcfad7 | 732 | struct cpuidle_driver *drv, int index) |
4f86d3a8 LB |
733 | { |
734 | struct acpi_processor *pr; | |
4202735e DD |
735 | struct cpuidle_state_usage *state_usage = &dev->states_usage[index]; |
736 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state_usage); | |
9b12e18c | 737 | |
4a6f4fe8 | 738 | pr = __this_cpu_read(processors); |
4f86d3a8 LB |
739 | |
740 | if (unlikely(!pr)) | |
e978aa7d | 741 | return -EINVAL; |
4f86d3a8 | 742 | |
7e275cc4 | 743 | lapic_timer_state_broadcast(pr, cx, 1); |
bc71bec9 | 744 | acpi_idle_do_entry(cx); |
e978aa7d | 745 | |
7e275cc4 | 746 | lapic_timer_state_broadcast(pr, cx, 0); |
4f86d3a8 | 747 | |
e978aa7d | 748 | return index; |
4f86d3a8 LB |
749 | } |
750 | ||
1a022e3f BO |
751 | |
752 | /** | |
753 | * acpi_idle_play_dead - enters an ACPI state for long-term idle (i.e. off-lining) | |
754 | * @dev: the target CPU | |
755 | * @index: the index of suggested state | |
756 | */ | |
757 | static int acpi_idle_play_dead(struct cpuidle_device *dev, int index) | |
758 | { | |
759 | struct cpuidle_state_usage *state_usage = &dev->states_usage[index]; | |
760 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state_usage); | |
761 | ||
762 | ACPI_FLUSH_CPU_CACHE(); | |
763 | ||
764 | while (1) { | |
765 | ||
766 | if (cx->entry_method == ACPI_CSTATE_HALT) | |
54f70077 | 767 | safe_halt(); |
1a022e3f BO |
768 | else if (cx->entry_method == ACPI_CSTATE_SYSTEMIO) { |
769 | inb(cx->address); | |
770 | /* See comment in acpi_idle_do_entry() */ | |
771 | inl(acpi_gbl_FADT.xpm_timer_block.address); | |
772 | } else | |
773 | return -ENODEV; | |
774 | } | |
775 | ||
776 | /* Never reached */ | |
777 | return 0; | |
778 | } | |
779 | ||
4f86d3a8 LB |
780 | /** |
781 | * acpi_idle_enter_simple - enters an ACPI state without BM handling | |
782 | * @dev: the target CPU | |
46bcfad7 | 783 | * @drv: cpuidle driver with cpuidle state information |
e978aa7d | 784 | * @index: the index of suggested state |
4f86d3a8 LB |
785 | */ |
786 | static int acpi_idle_enter_simple(struct cpuidle_device *dev, | |
46bcfad7 | 787 | struct cpuidle_driver *drv, int index) |
4f86d3a8 LB |
788 | { |
789 | struct acpi_processor *pr; | |
4202735e DD |
790 | struct cpuidle_state_usage *state_usage = &dev->states_usage[index]; |
791 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state_usage); | |
50629118 | 792 | |
4a6f4fe8 | 793 | pr = __this_cpu_read(processors); |
4f86d3a8 LB |
794 | |
795 | if (unlikely(!pr)) | |
e978aa7d | 796 | return -EINVAL; |
e196441b | 797 | |
d306ebc2 PV |
798 | if (cx->entry_method != ACPI_CSTATE_FFH) { |
799 | current_thread_info()->status &= ~TS_POLLING; | |
800 | /* | |
801 | * TS_POLLING-cleared state must be visible before we test | |
802 | * NEED_RESCHED: | |
803 | */ | |
804 | smp_mb(); | |
4f86d3a8 | 805 | |
02cf4f98 LB |
806 | if (unlikely(need_resched())) { |
807 | current_thread_info()->status |= TS_POLLING; | |
e978aa7d | 808 | return -EINVAL; |
02cf4f98 | 809 | } |
4f86d3a8 LB |
810 | } |
811 | ||
e17bcb43 TG |
812 | /* |
813 | * Must be done before busmaster disable as we might need to | |
814 | * access HPET ! | |
815 | */ | |
7e275cc4 | 816 | lapic_timer_state_broadcast(pr, cx, 1); |
e17bcb43 | 817 | |
4f86d3a8 LB |
818 | if (cx->type == ACPI_STATE_C3) |
819 | ACPI_FLUSH_CPU_CACHE(); | |
820 | ||
50629118 VP |
821 | /* Tell the scheduler that we are going deep-idle: */ |
822 | sched_clock_idle_sleep_event(); | |
4f86d3a8 | 823 | acpi_idle_do_entry(cx); |
4f86d3a8 | 824 | |
a474a515 | 825 | sched_clock_idle_wakeup_event(0); |
e978aa7d | 826 | |
02cf4f98 LB |
827 | if (cx->entry_method != ACPI_CSTATE_FFH) |
828 | current_thread_info()->status |= TS_POLLING; | |
4f86d3a8 | 829 | |
7e275cc4 | 830 | lapic_timer_state_broadcast(pr, cx, 0); |
e978aa7d | 831 | return index; |
4f86d3a8 LB |
832 | } |
833 | ||
834 | static int c3_cpu_count; | |
e12f65f7 | 835 | static DEFINE_RAW_SPINLOCK(c3_lock); |
4f86d3a8 LB |
836 | |
837 | /** | |
838 | * acpi_idle_enter_bm - enters C3 with proper BM handling | |
839 | * @dev: the target CPU | |
46bcfad7 | 840 | * @drv: cpuidle driver containing state data |
e978aa7d | 841 | * @index: the index of suggested state |
4f86d3a8 LB |
842 | * |
843 | * If BM is detected, the deepest non-C3 idle state is entered instead. | |
844 | */ | |
845 | static int acpi_idle_enter_bm(struct cpuidle_device *dev, | |
46bcfad7 | 846 | struct cpuidle_driver *drv, int index) |
4f86d3a8 LB |
847 | { |
848 | struct acpi_processor *pr; | |
4202735e DD |
849 | struct cpuidle_state_usage *state_usage = &dev->states_usage[index]; |
850 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state_usage); | |
50629118 | 851 | |
4a6f4fe8 | 852 | pr = __this_cpu_read(processors); |
4f86d3a8 LB |
853 | |
854 | if (unlikely(!pr)) | |
e978aa7d | 855 | return -EINVAL; |
4f86d3a8 | 856 | |
718be4aa | 857 | if (!cx->bm_sts_skip && acpi_idle_bm_check()) { |
46bcfad7 DD |
858 | if (drv->safe_state_index >= 0) { |
859 | return drv->states[drv->safe_state_index].enter(dev, | |
860 | drv, drv->safe_state_index); | |
ddc081a1 | 861 | } else { |
8651f97b | 862 | acpi_safe_halt(); |
75cc5235 | 863 | return -EBUSY; |
ddc081a1 VP |
864 | } |
865 | } | |
866 | ||
d306ebc2 PV |
867 | if (cx->entry_method != ACPI_CSTATE_FFH) { |
868 | current_thread_info()->status &= ~TS_POLLING; | |
869 | /* | |
870 | * TS_POLLING-cleared state must be visible before we test | |
871 | * NEED_RESCHED: | |
872 | */ | |
873 | smp_mb(); | |
4f86d3a8 | 874 | |
02cf4f98 LB |
875 | if (unlikely(need_resched())) { |
876 | current_thread_info()->status |= TS_POLLING; | |
e978aa7d | 877 | return -EINVAL; |
02cf4f98 | 878 | } |
4f86d3a8 LB |
879 | } |
880 | ||
996520c1 VP |
881 | acpi_unlazy_tlb(smp_processor_id()); |
882 | ||
50629118 VP |
883 | /* Tell the scheduler that we are going deep-idle: */ |
884 | sched_clock_idle_sleep_event(); | |
4f86d3a8 LB |
885 | /* |
886 | * Must be done before busmaster disable as we might need to | |
887 | * access HPET ! | |
888 | */ | |
7e275cc4 | 889 | lapic_timer_state_broadcast(pr, cx, 1); |
4f86d3a8 | 890 | |
ddc081a1 VP |
891 | /* |
892 | * disable bus master | |
893 | * bm_check implies we need ARB_DIS | |
894 | * !bm_check implies we need cache flush | |
895 | * bm_control implies whether we can do ARB_DIS | |
896 | * | |
897 | * That leaves a case where bm_check is set and bm_control is | |
898 | * not set. In that case we cannot do much, we enter C3 | |
899 | * without doing anything. | |
900 | */ | |
901 | if (pr->flags.bm_check && pr->flags.bm_control) { | |
e12f65f7 | 902 | raw_spin_lock(&c3_lock); |
4f86d3a8 LB |
903 | c3_cpu_count++; |
904 | /* Disable bus master arbitration when all CPUs are in C3 */ | |
905 | if (c3_cpu_count == num_online_cpus()) | |
50ffba1b | 906 | acpi_write_bit_register(ACPI_BITREG_ARB_DISABLE, 1); |
e12f65f7 | 907 | raw_spin_unlock(&c3_lock); |
ddc081a1 VP |
908 | } else if (!pr->flags.bm_check) { |
909 | ACPI_FLUSH_CPU_CACHE(); | |
910 | } | |
4f86d3a8 | 911 | |
ddc081a1 | 912 | acpi_idle_do_entry(cx); |
4f86d3a8 | 913 | |
ddc081a1 VP |
914 | /* Re-enable bus master arbitration */ |
915 | if (pr->flags.bm_check && pr->flags.bm_control) { | |
e12f65f7 | 916 | raw_spin_lock(&c3_lock); |
50ffba1b | 917 | acpi_write_bit_register(ACPI_BITREG_ARB_DISABLE, 0); |
4f86d3a8 | 918 | c3_cpu_count--; |
e12f65f7 | 919 | raw_spin_unlock(&c3_lock); |
4f86d3a8 | 920 | } |
e978aa7d | 921 | |
a474a515 | 922 | sched_clock_idle_wakeup_event(0); |
4f86d3a8 | 923 | |
02cf4f98 LB |
924 | if (cx->entry_method != ACPI_CSTATE_FFH) |
925 | current_thread_info()->status |= TS_POLLING; | |
4f86d3a8 | 926 | |
7e275cc4 | 927 | lapic_timer_state_broadcast(pr, cx, 0); |
e978aa7d | 928 | return index; |
4f86d3a8 LB |
929 | } |
930 | ||
931 | struct cpuidle_driver acpi_idle_driver = { | |
932 | .name = "acpi_idle", | |
933 | .owner = THIS_MODULE, | |
a474a515 | 934 | .en_core_tk_irqen = 1, |
4f86d3a8 LB |
935 | }; |
936 | ||
937 | /** | |
46bcfad7 DD |
938 | * acpi_processor_setup_cpuidle_cx - prepares and configures CPUIDLE |
939 | * device i.e. per-cpu data | |
940 | * | |
4f86d3a8 LB |
941 | * @pr: the ACPI processor |
942 | */ | |
46bcfad7 | 943 | static int acpi_processor_setup_cpuidle_cx(struct acpi_processor *pr) |
4f86d3a8 | 944 | { |
9a0b8415 | 945 | int i, count = CPUIDLE_DRIVER_STATE_START; |
4f86d3a8 | 946 | struct acpi_processor_cx *cx; |
4202735e | 947 | struct cpuidle_state_usage *state_usage; |
3d339dcb | 948 | struct cpuidle_device *dev = per_cpu(acpi_cpuidle_device, pr->id); |
4f86d3a8 LB |
949 | |
950 | if (!pr->flags.power_setup_done) | |
951 | return -EINVAL; | |
952 | ||
953 | if (pr->flags.power == 0) { | |
954 | return -EINVAL; | |
955 | } | |
956 | ||
b88a634a KRW |
957 | if (!dev) |
958 | return -EINVAL; | |
959 | ||
dcb84f33 | 960 | dev->cpu = pr->id; |
4fcb2fcd | 961 | |
615dfd93 LB |
962 | if (max_cstate == 0) |
963 | max_cstate = 1; | |
964 | ||
4f86d3a8 LB |
965 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER && i <= max_cstate; i++) { |
966 | cx = &pr->power.states[i]; | |
4202735e | 967 | state_usage = &dev->states_usage[count]; |
4f86d3a8 LB |
968 | |
969 | if (!cx->valid) | |
970 | continue; | |
971 | ||
972 | #ifdef CONFIG_HOTPLUG_CPU | |
973 | if ((cx->type != ACPI_STATE_C1) && (num_online_cpus() > 1) && | |
974 | !pr->flags.has_cst && | |
975 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) | |
976 | continue; | |
1fec74a9 | 977 | #endif |
46bcfad7 | 978 | |
4202735e | 979 | cpuidle_set_statedata(state_usage, cx); |
4f86d3a8 | 980 | |
46bcfad7 DD |
981 | count++; |
982 | if (count == CPUIDLE_STATE_MAX) | |
983 | break; | |
984 | } | |
985 | ||
986 | dev->state_count = count; | |
987 | ||
988 | if (!count) | |
989 | return -EINVAL; | |
990 | ||
991 | return 0; | |
992 | } | |
993 | ||
994 | /** | |
995 | * acpi_processor_setup_cpuidle states- prepares and configures cpuidle | |
996 | * global state data i.e. idle routines | |
997 | * | |
998 | * @pr: the ACPI processor | |
999 | */ | |
1000 | static int acpi_processor_setup_cpuidle_states(struct acpi_processor *pr) | |
1001 | { | |
1002 | int i, count = CPUIDLE_DRIVER_STATE_START; | |
1003 | struct acpi_processor_cx *cx; | |
1004 | struct cpuidle_state *state; | |
1005 | struct cpuidle_driver *drv = &acpi_idle_driver; | |
1006 | ||
1007 | if (!pr->flags.power_setup_done) | |
1008 | return -EINVAL; | |
1009 | ||
1010 | if (pr->flags.power == 0) | |
1011 | return -EINVAL; | |
1012 | ||
1013 | drv->safe_state_index = -1; | |
4fcb2fcd | 1014 | for (i = 0; i < CPUIDLE_STATE_MAX; i++) { |
46bcfad7 DD |
1015 | drv->states[i].name[0] = '\0'; |
1016 | drv->states[i].desc[0] = '\0'; | |
4fcb2fcd VP |
1017 | } |
1018 | ||
615dfd93 LB |
1019 | if (max_cstate == 0) |
1020 | max_cstate = 1; | |
1021 | ||
4f86d3a8 LB |
1022 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER && i <= max_cstate; i++) { |
1023 | cx = &pr->power.states[i]; | |
4f86d3a8 LB |
1024 | |
1025 | if (!cx->valid) | |
1026 | continue; | |
1027 | ||
1028 | #ifdef CONFIG_HOTPLUG_CPU | |
1029 | if ((cx->type != ACPI_STATE_C1) && (num_online_cpus() > 1) && | |
1030 | !pr->flags.has_cst && | |
1031 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) | |
1032 | continue; | |
1fec74a9 | 1033 | #endif |
4f86d3a8 | 1034 | |
46bcfad7 | 1035 | state = &drv->states[count]; |
4f86d3a8 | 1036 | snprintf(state->name, CPUIDLE_NAME_LEN, "C%d", i); |
4fcb2fcd | 1037 | strncpy(state->desc, cx->desc, CPUIDLE_DESC_LEN); |
4f86d3a8 | 1038 | state->exit_latency = cx->latency; |
4963f620 | 1039 | state->target_residency = cx->latency * latency_factor; |
4f86d3a8 LB |
1040 | |
1041 | state->flags = 0; | |
1042 | switch (cx->type) { | |
1043 | case ACPI_STATE_C1: | |
8e92b660 VP |
1044 | if (cx->entry_method == ACPI_CSTATE_FFH) |
1045 | state->flags |= CPUIDLE_FLAG_TIME_VALID; | |
1046 | ||
4f86d3a8 | 1047 | state->enter = acpi_idle_enter_c1; |
1a022e3f | 1048 | state->enter_dead = acpi_idle_play_dead; |
46bcfad7 | 1049 | drv->safe_state_index = count; |
4f86d3a8 LB |
1050 | break; |
1051 | ||
1052 | case ACPI_STATE_C2: | |
4f86d3a8 LB |
1053 | state->flags |= CPUIDLE_FLAG_TIME_VALID; |
1054 | state->enter = acpi_idle_enter_simple; | |
1a022e3f | 1055 | state->enter_dead = acpi_idle_play_dead; |
46bcfad7 | 1056 | drv->safe_state_index = count; |
4f86d3a8 LB |
1057 | break; |
1058 | ||
1059 | case ACPI_STATE_C3: | |
4f86d3a8 | 1060 | state->flags |= CPUIDLE_FLAG_TIME_VALID; |
4f86d3a8 LB |
1061 | state->enter = pr->flags.bm_check ? |
1062 | acpi_idle_enter_bm : | |
1063 | acpi_idle_enter_simple; | |
1064 | break; | |
1065 | } | |
1066 | ||
1067 | count++; | |
9a0b8415 | 1068 | if (count == CPUIDLE_STATE_MAX) |
1069 | break; | |
4f86d3a8 LB |
1070 | } |
1071 | ||
46bcfad7 | 1072 | drv->state_count = count; |
4f86d3a8 LB |
1073 | |
1074 | if (!count) | |
1075 | return -EINVAL; | |
1076 | ||
4f86d3a8 LB |
1077 | return 0; |
1078 | } | |
1079 | ||
46bcfad7 | 1080 | int acpi_processor_hotplug(struct acpi_processor *pr) |
4f86d3a8 | 1081 | { |
dcb84f33 | 1082 | int ret = 0; |
e8b1b59d | 1083 | struct cpuidle_device *dev; |
4f86d3a8 | 1084 | |
d1896049 | 1085 | if (disabled_by_idle_boot_param()) |
36a91358 VP |
1086 | return 0; |
1087 | ||
4f86d3a8 LB |
1088 | if (!pr) |
1089 | return -EINVAL; | |
1090 | ||
1091 | if (nocst) { | |
1092 | return -ENODEV; | |
1093 | } | |
1094 | ||
1095 | if (!pr->flags.power_setup_done) | |
1096 | return -ENODEV; | |
1097 | ||
e8b1b59d | 1098 | dev = per_cpu(acpi_cpuidle_device, pr->id); |
4f86d3a8 | 1099 | cpuidle_pause_and_lock(); |
3d339dcb | 1100 | cpuidle_disable_device(dev); |
4f86d3a8 | 1101 | acpi_processor_get_power_info(pr); |
dcb84f33 | 1102 | if (pr->flags.power) { |
46bcfad7 | 1103 | acpi_processor_setup_cpuidle_cx(pr); |
3d339dcb | 1104 | ret = cpuidle_enable_device(dev); |
dcb84f33 | 1105 | } |
4f86d3a8 LB |
1106 | cpuidle_resume_and_unlock(); |
1107 | ||
1108 | return ret; | |
1109 | } | |
1110 | ||
46bcfad7 DD |
1111 | int acpi_processor_cst_has_changed(struct acpi_processor *pr) |
1112 | { | |
1113 | int cpu; | |
1114 | struct acpi_processor *_pr; | |
3d339dcb | 1115 | struct cpuidle_device *dev; |
46bcfad7 DD |
1116 | |
1117 | if (disabled_by_idle_boot_param()) | |
1118 | return 0; | |
1119 | ||
1120 | if (!pr) | |
1121 | return -EINVAL; | |
1122 | ||
1123 | if (nocst) | |
1124 | return -ENODEV; | |
1125 | ||
1126 | if (!pr->flags.power_setup_done) | |
1127 | return -ENODEV; | |
1128 | ||
1129 | /* | |
1130 | * FIXME: Design the ACPI notification to make it once per | |
1131 | * system instead of once per-cpu. This condition is a hack | |
1132 | * to make the code that updates C-States be called once. | |
1133 | */ | |
1134 | ||
9505626d | 1135 | if (pr->id == 0 && cpuidle_get_driver() == &acpi_idle_driver) { |
46bcfad7 DD |
1136 | |
1137 | cpuidle_pause_and_lock(); | |
1138 | /* Protect against cpu-hotplug */ | |
1139 | get_online_cpus(); | |
1140 | ||
1141 | /* Disable all cpuidle devices */ | |
1142 | for_each_online_cpu(cpu) { | |
1143 | _pr = per_cpu(processors, cpu); | |
1144 | if (!_pr || !_pr->flags.power_setup_done) | |
1145 | continue; | |
3d339dcb DL |
1146 | dev = per_cpu(acpi_cpuidle_device, cpu); |
1147 | cpuidle_disable_device(dev); | |
46bcfad7 DD |
1148 | } |
1149 | ||
1150 | /* Populate Updated C-state information */ | |
f427e5f1 | 1151 | acpi_processor_get_power_info(pr); |
46bcfad7 DD |
1152 | acpi_processor_setup_cpuidle_states(pr); |
1153 | ||
1154 | /* Enable all cpuidle devices */ | |
1155 | for_each_online_cpu(cpu) { | |
1156 | _pr = per_cpu(processors, cpu); | |
1157 | if (!_pr || !_pr->flags.power_setup_done) | |
1158 | continue; | |
1159 | acpi_processor_get_power_info(_pr); | |
1160 | if (_pr->flags.power) { | |
1161 | acpi_processor_setup_cpuidle_cx(_pr); | |
3d339dcb DL |
1162 | dev = per_cpu(acpi_cpuidle_device, cpu); |
1163 | cpuidle_enable_device(dev); | |
46bcfad7 DD |
1164 | } |
1165 | } | |
1166 | put_online_cpus(); | |
1167 | cpuidle_resume_and_unlock(); | |
1168 | } | |
1169 | ||
1170 | return 0; | |
1171 | } | |
1172 | ||
1173 | static int acpi_processor_registered; | |
1174 | ||
38a991b6 | 1175 | int __cpuinit acpi_processor_power_init(struct acpi_processor *pr) |
1da177e4 | 1176 | { |
4be44fcd | 1177 | acpi_status status = 0; |
46bcfad7 | 1178 | int retval; |
3d339dcb | 1179 | struct cpuidle_device *dev; |
b6835052 | 1180 | static int first_run; |
1da177e4 | 1181 | |
d1896049 | 1182 | if (disabled_by_idle_boot_param()) |
36a91358 | 1183 | return 0; |
1da177e4 LT |
1184 | |
1185 | if (!first_run) { | |
1186 | dmi_check_system(processor_power_dmi_table); | |
c1c30634 | 1187 | max_cstate = acpi_processor_cstate_check(max_cstate); |
1da177e4 | 1188 | if (max_cstate < ACPI_C_STATES_MAX) |
4be44fcd LB |
1189 | printk(KERN_NOTICE |
1190 | "ACPI: processor limited to max C-state %d\n", | |
1191 | max_cstate); | |
1da177e4 LT |
1192 | first_run++; |
1193 | } | |
1194 | ||
02df8b93 | 1195 | if (!pr) |
d550d98d | 1196 | return -EINVAL; |
02df8b93 | 1197 | |
cee324b1 | 1198 | if (acpi_gbl_FADT.cst_control && !nocst) { |
4be44fcd | 1199 | status = |
cee324b1 | 1200 | acpi_os_write_port(acpi_gbl_FADT.smi_command, acpi_gbl_FADT.cst_control, 8); |
1da177e4 | 1201 | if (ACPI_FAILURE(status)) { |
a6fc6720 TR |
1202 | ACPI_EXCEPTION((AE_INFO, status, |
1203 | "Notifying BIOS of _CST ability failed")); | |
1da177e4 LT |
1204 | } |
1205 | } | |
1206 | ||
1207 | acpi_processor_get_power_info(pr); | |
4f86d3a8 | 1208 | pr->flags.power_setup_done = 1; |
1da177e4 LT |
1209 | |
1210 | /* | |
1211 | * Install the idle handler if processor power management is supported. | |
1212 | * Note that we use previously set idle handler will be used on | |
1213 | * platforms that only support C1. | |
1214 | */ | |
36a91358 | 1215 | if (pr->flags.power) { |
46bcfad7 DD |
1216 | /* Register acpi_idle_driver if not already registered */ |
1217 | if (!acpi_processor_registered) { | |
1218 | acpi_processor_setup_cpuidle_states(pr); | |
1219 | retval = cpuidle_register_driver(&acpi_idle_driver); | |
1220 | if (retval) | |
1221 | return retval; | |
1222 | printk(KERN_DEBUG "ACPI: %s registered with cpuidle\n", | |
1223 | acpi_idle_driver.name); | |
1224 | } | |
3d339dcb DL |
1225 | |
1226 | dev = kzalloc(sizeof(*dev), GFP_KERNEL); | |
1227 | if (!dev) | |
1228 | return -ENOMEM; | |
1229 | per_cpu(acpi_cpuidle_device, pr->id) = dev; | |
1230 | ||
1231 | acpi_processor_setup_cpuidle_cx(pr); | |
1232 | ||
46bcfad7 DD |
1233 | /* Register per-cpu cpuidle_device. Cpuidle driver |
1234 | * must already be registered before registering device | |
1235 | */ | |
3d339dcb | 1236 | retval = cpuidle_register_device(dev); |
46bcfad7 DD |
1237 | if (retval) { |
1238 | if (acpi_processor_registered == 0) | |
1239 | cpuidle_unregister_driver(&acpi_idle_driver); | |
1240 | return retval; | |
1241 | } | |
1242 | acpi_processor_registered++; | |
1da177e4 | 1243 | } |
d550d98d | 1244 | return 0; |
1da177e4 LT |
1245 | } |
1246 | ||
38a991b6 | 1247 | int acpi_processor_power_exit(struct acpi_processor *pr) |
1da177e4 | 1248 | { |
3d339dcb DL |
1249 | struct cpuidle_device *dev = per_cpu(acpi_cpuidle_device, pr->id); |
1250 | ||
d1896049 | 1251 | if (disabled_by_idle_boot_param()) |
36a91358 VP |
1252 | return 0; |
1253 | ||
46bcfad7 | 1254 | if (pr->flags.power) { |
3d339dcb | 1255 | cpuidle_unregister_device(dev); |
46bcfad7 DD |
1256 | acpi_processor_registered--; |
1257 | if (acpi_processor_registered == 0) | |
1258 | cpuidle_unregister_driver(&acpi_idle_driver); | |
1259 | } | |
1da177e4 | 1260 | |
46bcfad7 | 1261 | pr->flags.power_setup_done = 0; |
d550d98d | 1262 | return 0; |
1da177e4 | 1263 | } |