projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86, apicv: add virtual x2apic support
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
9611c187 9 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
043405e1
CO		 10 *
11 * Authors:
12 * Avi Kivity <avi@qumranet.com>
13 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 14 * Amit Shah <amit.shah@qumranet.com>
15 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 16 *
17 * This work is licensed under the terms of the GNU GPL, version 2. See
18 * the COPYING file in the top-level directory.
19 *
20 */
21
edf88417 22#include <linux/kvm_host.h>
313a3dc7 23#include "irq.h"
1d737c8a 24#include "mmu.h"
7837699f 25#include "i8254.h"
37817f29 26#include "tss.h"
5fdbf976 27#include "kvm_cache_regs.h"
26eef70c 28#include "x86.h"
00b27a3e 29#include "cpuid.h"
313a3dc7 30
18068523 31#include <linux/clocksource.h>
4d5c5d0f 32#include <linux/interrupt.h>
313a3dc7
CO		 33#include <linux/kvm.h>
34#include <linux/fs.h>
35#include <linux/vmalloc.h>
5fb76f9b 36#include <linux/module.h>
0de10343 37#include <linux/mman.h>
2bacc55c 38#include <linux/highmem.h>
19de40a8 39#include <linux/iommu.h>
62c476c7 40#include <linux/intel-iommu.h>
c8076604 41#include <linux/cpufreq.h>
18863bdd 42#include <linux/user-return-notifier.h>
a983fb23 43#include <linux/srcu.h>
5a0e3ad6 44#include <linux/slab.h>
ff9d07a0 45#include <linux/perf_event.h>
7bee342a 46#include <linux/uaccess.h>
af585b92 47#include <linux/hash.h>
a1b60c1c 48#include <linux/pci.h>
16e8d74d
MT		 49#include <linux/timekeeper_internal.h>
50#include <linux/pvclock_gtod.h>
aec51dc4 51#include <trace/events/kvm.h>
2ed152af 52
229456fc
MT		 53#define CREATE_TRACE_POINTS
54#include "trace.h"
043405e1 55
24f1e32c 56#include <asm/debugreg.h>
d825ed0a 57#include <asm/msr.h>
a5f61300 58#include <asm/desc.h>
0bed3b56 59#include <asm/mtrr.h>
890ca9ae 60#include <asm/mce.h>
7cf30855 61#include <asm/i387.h>
1361b83a 62#include <asm/fpu-internal.h> /* Ugh! */
98918833 63#include <asm/xcr.h>
1d5f066e 64#include <asm/pvclock.h>
217fc9cf 65#include <asm/div64.h>
043405e1 66
313a3dc7 67#define MAX_IO_MSRS 256
890ca9ae 68#define KVM_MAX_MCE_BANKS 32
5854dbca 69#define KVM_MCE_CAP_SUPPORTED (MCG_CTL_P | MCG_SER_P)
890ca9ae 70
0f65dd70
AK		 71#define emul_to_vcpu(ctxt) \
72 container_of(ctxt, struct kvm_vcpu, arch.emulate_ctxt)
73
50a37eb4
JR		 74/* EFER defaults:
75 * - enable syscall per default because its emulated by KVM
76 * - enable LME and LMA per default on 64 bit KVM
77 */
78#ifdef CONFIG_X86_64
1260edbe
LJ		 79static
80u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA));
50a37eb4 81#else
1260edbe 82static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE);
50a37eb4 83#endif
313a3dc7 84
ba1389b7
AK		 85#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
86#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 87
cb142eb7 88static void update_cr8_intercept(struct kvm_vcpu *vcpu);
7460fb4a 89static void process_nmi(struct kvm_vcpu *vcpu);
674eea0f 90
97896d04 91struct kvm_x86_ops *kvm_x86_ops;
5fdbf976 92EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 93
476bc001
RR		 94static bool ignore_msrs = 0;
95module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR);
ed85c068 96
92a1f12d
JR		 97bool kvm_has_tsc_control;
98EXPORT_SYMBOL_GPL(kvm_has_tsc_control);
99u32 kvm_max_guest_tsc_khz;
100EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz);
101
cc578287
ZA		 102/* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */
103static u32 tsc_tolerance_ppm = 250;
104module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR);
105
18863bdd
AK		 106#define KVM_NR_SHARED_MSRS 16
107
108struct kvm_shared_msrs_global {
109 int nr;
2bf78fa7 110 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 111};
112
113struct kvm_shared_msrs {
114 struct user_return_notifier urn;
115 bool registered;
2bf78fa7
SY		 116 struct kvm_shared_msr_values {
117 u64 host;
118 u64 curr;
119 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 120};
121
122static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
123static DEFINE_PER_CPU(struct kvm_shared_msrs, shared_msrs);
124
417bc304 125struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 126 { "pf_fixed", VCPU_STAT(pf_fixed) },
127 { "pf_guest", VCPU_STAT(pf_guest) },
128 { "tlb_flush", VCPU_STAT(tlb_flush) },
129 { "invlpg", VCPU_STAT(invlpg) },
130 { "exits", VCPU_STAT(exits) },
131 { "io_exits", VCPU_STAT(io_exits) },
132 { "mmio_exits", VCPU_STAT(mmio_exits) },
133 { "signal_exits", VCPU_STAT(signal_exits) },
134 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 135 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7
AK		 136 { "halt_exits", VCPU_STAT(halt_exits) },
137 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 138 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 139 { "request_irq", VCPU_STAT(request_irq_exits) },
140 { "irq_exits", VCPU_STAT(irq_exits) },
141 { "host_state_reload", VCPU_STAT(host_state_reload) },
142 { "efer_reload", VCPU_STAT(efer_reload) },
143 { "fpu_reload", VCPU_STAT(fpu_reload) },
144 { "insn_emulation", VCPU_STAT(insn_emulation) },
145 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 146 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 147 { "nmi_injections", VCPU_STAT(nmi_injections) },
4cee5764
AK		 148 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
149 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
150 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
151 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
152 { "mmu_flooded", VM_STAT(mmu_flooded) },
153 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 154 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 155 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 156 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 157 { "largepages", VM_STAT(lpages) },
417bc304
HB		 158 { NULL }
159};
160
2acf923e
DC		 161u64 __read_mostly host_xcr0;
162
b6785def 163static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt);
d6aa1000 164
8b6e4547 165static int kvm_vcpu_reset(struct kvm_vcpu *vcpu);
d6aa1000 166
af585b92
GN		 167static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu)
168{
169 int i;
170 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU); i++)
171 vcpu->arch.apf.gfns[i] = ~0;
172}
173
18863bdd
AK		 174static void kvm_on_user_return(struct user_return_notifier *urn)
175{
176 unsigned slot;
18863bdd
AK		 177 struct kvm_shared_msrs *locals
178 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 179 struct kvm_shared_msr_values *values;
18863bdd
AK		 180
181 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 182 values = &locals->values[slot];
183 if (values->host != values->curr) {
184 wrmsrl(shared_msrs_global.msrs[slot], values->host);
185 values->curr = values->host;
18863bdd
AK		 186 }
187 }
188 locals->registered = false;
189 user_return_notifier_unregister(urn);
190}
191
2bf78fa7 192static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 193{
2bf78fa7 194 struct kvm_shared_msrs *smsr;
18863bdd
AK		 195 u64 value;
196
2bf78fa7
SY		 197 smsr = &__get_cpu_var(shared_msrs);
198 /* only read, and nobody should modify it at this time,
199 * so don't need lock */
200 if (slot >= shared_msrs_global.nr) {
201 printk(KERN_ERR "kvm: invalid MSR slot!");
202 return;
203 }
204 rdmsrl_safe(msr, &value);
205 smsr->values[slot].host = value;
206 smsr->values[slot].curr = value;
207}
208
209void kvm_define_shared_msr(unsigned slot, u32 msr)
210{
18863bdd
AK		 211 if (slot >= shared_msrs_global.nr)
212 shared_msrs_global.nr = slot + 1;
2bf78fa7
SY		 213 shared_msrs_global.msrs[slot] = msr;
214 /* we need ensured the shared_msr_global have been updated */
215 smp_wmb();
18863bdd
AK		 216}
217EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
218
219static void kvm_shared_msr_cpu_online(void)
220{
221 unsigned i;
18863bdd
AK		 222
223 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 224 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 225}
226
d5696725 227void kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd
AK		 228{
229 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
230
2bf78fa7 231 if (((value ^ smsr->values[slot].curr) & mask) == 0)
18863bdd 232 return;
2bf78fa7
SY		 233 smsr->values[slot].curr = value;
234 wrmsrl(shared_msrs_global.msrs[slot], value);
18863bdd
AK		 235 if (!smsr->registered) {
236 smsr->urn.on_user_return = kvm_on_user_return;
237 user_return_notifier_register(&smsr->urn);
238 smsr->registered = true;
239 }
240}
241EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
242
3548bab5
AK		 243static void drop_user_return_notifiers(void *ignore)
244{
245 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
246
247 if (smsr->registered)
248 kvm_on_user_return(&smsr->urn);
249}
250
6866b83e
CO		 251u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
252{
8a5a87d9 253 return vcpu->arch.apic_base;
6866b83e
CO		 254}
255EXPORT_SYMBOL_GPL(kvm_get_apic_base);
256
257void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data)
258{
259 /* TODO: reserve bits check */
8a5a87d9 260 kvm_lapic_set_base(vcpu, data);
6866b83e
CO		 261}
262EXPORT_SYMBOL_GPL(kvm_set_apic_base);
263
3fd28fce
ED		 264#define EXCPT_BENIGN 0
265#define EXCPT_CONTRIBUTORY 1
266#define EXCPT_PF 2
267
268static int exception_class(int vector)
269{
270 switch (vector) {
271 case PF_VECTOR:
272 return EXCPT_PF;
273 case DE_VECTOR:
274 case TS_VECTOR:
275 case NP_VECTOR:
276 case SS_VECTOR:
277 case GP_VECTOR:
278 return EXCPT_CONTRIBUTORY;
279 default:
280 break;
281 }
282 return EXCPT_BENIGN;
283}
284
285static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
ce7ddec4
JR		 286 unsigned nr, bool has_error, u32 error_code,
287 bool reinject)
3fd28fce
ED		 288{
289 u32 prev_nr;
290 int class1, class2;
291
3842d135
AK		 292 kvm_make_request(KVM_REQ_EVENT, vcpu);
293
3fd28fce
ED		 294 if (!vcpu->arch.exception.pending) {
295 queue:
296 vcpu->arch.exception.pending = true;
297 vcpu->arch.exception.has_error_code = has_error;
298 vcpu->arch.exception.nr = nr;
299 vcpu->arch.exception.error_code = error_code;
3f0fd292 300 vcpu->arch.exception.reinject = reinject;
3fd28fce
ED		 301 return;
302 }
303
304 /* to check exception */
305 prev_nr = vcpu->arch.exception.nr;
306 if (prev_nr == DF_VECTOR) {
307 /* triple fault -> shutdown */
a8eeb04a 308 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
3fd28fce
ED		 309 return;
310 }
311 class1 = exception_class(prev_nr);
312 class2 = exception_class(nr);
313 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
314 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
315 /* generate double fault per SDM Table 5-5 */
316 vcpu->arch.exception.pending = true;
317 vcpu->arch.exception.has_error_code = true;
318 vcpu->arch.exception.nr = DF_VECTOR;
319 vcpu->arch.exception.error_code = 0;
320 } else
321 /* replace previous exception with a new one in a hope
322 that instruction re-execution will regenerate lost
323 exception */
324 goto queue;
325}
326
298101da
AK		 327void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
328{
ce7ddec4 329 kvm_multiple_exception(vcpu, nr, false, 0, false);
298101da
AK		 330}
331EXPORT_SYMBOL_GPL(kvm_queue_exception);
332
ce7ddec4
JR		 333void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
334{
335 kvm_multiple_exception(vcpu, nr, false, 0, true);
336}
337EXPORT_SYMBOL_GPL(kvm_requeue_exception);
338
db8fcefa 339void kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err)
c3c91fee 340{
db8fcefa
AP		 341 if (err)
342 kvm_inject_gp(vcpu, 0);
343 else
344 kvm_x86_ops->skip_emulated_instruction(vcpu);
345}
346EXPORT_SYMBOL_GPL(kvm_complete_insn_gp);
8df25a32 347
6389ee94 348void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
c3c91fee
AK		 349{
350 ++vcpu->stat.pf_guest;
6389ee94
AK		 351 vcpu->arch.cr2 = fault->address;
352 kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code);
c3c91fee 353}
27d6c865 354EXPORT_SYMBOL_GPL(kvm_inject_page_fault);
c3c91fee 355
6389ee94 356void kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault)
d4f8cf66 357{
6389ee94
AK		 358 if (mmu_is_nested(vcpu) && !fault->nested_page_fault)
359 vcpu->arch.nested_mmu.inject_page_fault(vcpu, fault);
d4f8cf66 360 else
6389ee94 361 vcpu->arch.mmu.inject_page_fault(vcpu, fault);
d4f8cf66
JR		 362}
363
3419ffc8
SY		 364void kvm_inject_nmi(struct kvm_vcpu *vcpu)
365{
7460fb4a
AK		 366 atomic_inc(&vcpu->arch.nmi_queued);
367 kvm_make_request(KVM_REQ_NMI, vcpu);
3419ffc8
SY		 368}
369EXPORT_SYMBOL_GPL(kvm_inject_nmi);
370
298101da
AK		 371void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
372{
ce7ddec4 373 kvm_multiple_exception(vcpu, nr, true, error_code, false);
298101da
AK		 374}
375EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
376
ce7ddec4
JR		 377void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
378{
379 kvm_multiple_exception(vcpu, nr, true, error_code, true);
380}
381EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
382
0a79b009
AK		 383/*
384 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
385 * a #GP and return false.
386 */
387bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 388{
0a79b009
AK		 389 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
390 return true;
391 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
392 return false;
298101da 393}
0a79b009 394EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 395
ec92fe44
JR		 396/*
397 * This function will be used to read from the physical memory of the currently
398 * running guest. The difference to kvm_read_guest_page is that this function
399 * can read from guest physical or from the guest's guest physical memory.
400 */
401int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
402 gfn_t ngfn, void *data, int offset, int len,
403 u32 access)
404{
405 gfn_t real_gfn;
406 gpa_t ngpa;
407
408 ngpa = gfn_to_gpa(ngfn);
409 real_gfn = mmu->translate_gpa(vcpu, ngpa, access);
410 if (real_gfn == UNMAPPED_GVA)
411 return -EFAULT;
412
413 real_gfn = gpa_to_gfn(real_gfn);
414
415 return kvm_read_guest_page(vcpu->kvm, real_gfn, data, offset, len);
416}
417EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu);
418
3d06b8bf
JR		 419int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn,
420 void *data, int offset, int len, u32 access)
421{
422 return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn,
423 data, offset, len, access);
424}
425
a03490ed
CO		 426/*
427 * Load the pae pdptrs. Return true is they are all valid.
428 */
ff03a073 429int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3)
a03490ed
CO		 430{
431 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
432 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
433 int i;
434 int ret;
ff03a073 435 u64 pdpte[ARRAY_SIZE(mmu->pdptrs)];
a03490ed 436
ff03a073
JR		 437 ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte,
438 offset * sizeof(u64), sizeof(pdpte),
439 PFERR_USER_MASK|PFERR_WRITE_MASK);
a03490ed
CO		 440 if (ret < 0) {
441 ret = 0;
442 goto out;
443 }
444 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
43a3795a 445 if (is_present_gpte(pdpte[i]) &&
20c466b5 446 (pdpte[i] & vcpu->arch.mmu.rsvd_bits_mask[0][2])) {
a03490ed
CO		 447 ret = 0;
448 goto out;
449 }
450 }
451 ret = 1;
452
ff03a073 453 memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs));
6de4f3ad
AK		 454 __set_bit(VCPU_EXREG_PDPTR,
455 (unsigned long *)&vcpu->arch.regs_avail);
456 __set_bit(VCPU_EXREG_PDPTR,
457 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 458out:
a03490ed
CO		 459
460 return ret;
461}
cc4b6871 462EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 463
d835dfec
AK		 464static bool pdptrs_changed(struct kvm_vcpu *vcpu)
465{
ff03a073 466 u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)];
d835dfec 467 bool changed = true;
3d06b8bf
JR		 468 int offset;
469 gfn_t gfn;
d835dfec
AK		 470 int r;
471
472 if (is_long_mode(vcpu) || !is_pae(vcpu))
473 return false;
474
6de4f3ad
AK		 475 if (!test_bit(VCPU_EXREG_PDPTR,
476 (unsigned long *)&vcpu->arch.regs_avail))
477 return true;
478
9f8fe504
AK		 479 gfn = (kvm_read_cr3(vcpu) & ~31u) >> PAGE_SHIFT;
480 offset = (kvm_read_cr3(vcpu) & ~31u) & (PAGE_SIZE - 1);
3d06b8bf
JR		 481 r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte),
482 PFERR_USER_MASK | PFERR_WRITE_MASK);
d835dfec
AK		 483 if (r < 0)
484 goto out;
ff03a073 485 changed = memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0;
d835dfec 486out:
d835dfec
AK		 487
488 return changed;
489}
490
49a9b07e 491int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 492{
aad82703
SY		 493 unsigned long old_cr0 = kvm_read_cr0(vcpu);
494 unsigned long update_bits = X86_CR0_PG | X86_CR0_WP |
495 X86_CR0_CD | X86_CR0_NW;
496
f9a48e6a
AK		 497 cr0 |= X86_CR0_ET;
498
ab344828 499#ifdef CONFIG_X86_64
0f12244f
GN		 500 if (cr0 & 0xffffffff00000000UL)
501 return 1;
ab344828
GN		 502#endif
503
504 cr0 &= ~CR0_RESERVED_BITS;
a03490ed 505
0f12244f
GN		 506 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD))
507 return 1;
a03490ed 508
0f12244f
GN		 509 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE))
510 return 1;
a03490ed
CO		 511
512 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
513#ifdef CONFIG_X86_64
f6801dff 514 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 515 int cs_db, cs_l;
516
0f12244f
GN		 517 if (!is_pae(vcpu))
518 return 1;
a03490ed 519 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
0f12244f
GN		 520 if (cs_l)
521 return 1;
a03490ed
CO		 522 } else
523#endif
ff03a073 524 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
9f8fe504 525 kvm_read_cr3(vcpu)))
0f12244f 526 return 1;
a03490ed
CO		 527 }
528
ad756a16
MJ		 529 if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE))
530 return 1;
531
a03490ed 532 kvm_x86_ops->set_cr0(vcpu, cr0);
a03490ed 533
d170c419 534 if ((cr0 ^ old_cr0) & X86_CR0_PG) {
e5f3f027 535 kvm_clear_async_pf_completion_queue(vcpu);
d170c419
LJ		 536 kvm_async_pf_hash_reset(vcpu);
537 }
e5f3f027 538
aad82703
SY		 539 if ((cr0 ^ old_cr0) & update_bits)
540 kvm_mmu_reset_context(vcpu);
0f12244f
GN		 541 return 0;
542}
2d3ad1f4 543EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 544
2d3ad1f4 545void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 546{
49a9b07e 547 (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f));
a03490ed 548}
2d3ad1f4 549EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 550
2acf923e
DC		 551int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
552{
553 u64 xcr0;
554
555 /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */
556 if (index != XCR_XFEATURE_ENABLED_MASK)
557 return 1;
558 xcr0 = xcr;
559 if (kvm_x86_ops->get_cpl(vcpu) != 0)
560 return 1;
561 if (!(xcr0 & XSTATE_FP))
562 return 1;
563 if ((xcr0 & XSTATE_YMM) && !(xcr0 & XSTATE_SSE))
564 return 1;
565 if (xcr0 & ~host_xcr0)
566 return 1;
567 vcpu->arch.xcr0 = xcr0;
568 vcpu->guest_xcr0_loaded = 0;
569 return 0;
570}
571
572int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr)
573{
574 if (__kvm_set_xcr(vcpu, index, xcr)) {
575 kvm_inject_gp(vcpu, 0);
576 return 1;
577 }
578 return 0;
579}
580EXPORT_SYMBOL_GPL(kvm_set_xcr);
581
a83b29c6 582int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 583{
fc78f519 584 unsigned long old_cr4 = kvm_read_cr4(vcpu);
c68b734f
YW		 585 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE |
586 X86_CR4_PAE | X86_CR4_SMEP;
0f12244f
GN		 587 if (cr4 & CR4_RESERVED_BITS)
588 return 1;
a03490ed 589
2acf923e
DC		 590 if (!guest_cpuid_has_xsave(vcpu) && (cr4 & X86_CR4_OSXSAVE))
591 return 1;
592
c68b734f
YW		 593 if (!guest_cpuid_has_smep(vcpu) && (cr4 & X86_CR4_SMEP))
594 return 1;
595
74dc2b4f
YW		 596 if (!guest_cpuid_has_fsgsbase(vcpu) && (cr4 & X86_CR4_RDWRGSFS))
597 return 1;
598
a03490ed 599 if (is_long_mode(vcpu)) {
0f12244f
GN		 600 if (!(cr4 & X86_CR4_PAE))
601 return 1;
a2edf57f
AK		 602 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
603 && ((cr4 ^ old_cr4) & pdptr_bits)
9f8fe504
AK		 604 && !load_pdptrs(vcpu, vcpu->arch.walk_mmu,
605 kvm_read_cr3(vcpu)))
0f12244f
GN		 606 return 1;
607
ad756a16
MJ		 608 if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) {
609 if (!guest_cpuid_has_pcid(vcpu))
610 return 1;
611
612 /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */
613 if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu))
614 return 1;
615 }
616
5e1746d6 617 if (kvm_x86_ops->set_cr4(vcpu, cr4))
0f12244f 618 return 1;
a03490ed 619
ad756a16
MJ		 620 if (((cr4 ^ old_cr4) & pdptr_bits) ||
621 (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE)))
aad82703 622 kvm_mmu_reset_context(vcpu);
0f12244f 623
2acf923e 624 if ((cr4 ^ old_cr4) & X86_CR4_OSXSAVE)
00b27a3e 625 kvm_update_cpuid(vcpu);
2acf923e 626
0f12244f
GN		 627 return 0;
628}
2d3ad1f4 629EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 630
2390218b 631int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 632{
9f8fe504 633 if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) {
0ba73cda 634 kvm_mmu_sync_roots(vcpu);
d835dfec 635 kvm_mmu_flush_tlb(vcpu);
0f12244f 636 return 0;
d835dfec
AK		 637 }
638
a03490ed 639 if (is_long_mode(vcpu)) {
471842ec 640 if (kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE)) {
ad756a16
MJ		 641 if (cr3 & CR3_PCID_ENABLED_RESERVED_BITS)
642 return 1;
643 } else
644 if (cr3 & CR3_L_MODE_RESERVED_BITS)
645 return 1;
a03490ed
CO		 646 } else {
647 if (is_pae(vcpu)) {
0f12244f
GN		 648 if (cr3 & CR3_PAE_RESERVED_BITS)
649 return 1;
ff03a073
JR		 650 if (is_paging(vcpu) &&
651 !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3))
0f12244f 652 return 1;
a03490ed
CO		 653 }
654 /*
655 * We don't check reserved bits in nonpae mode, because
656 * this isn't enforced, and VMware depends on this.
657 */
658 }
659
a03490ed
CO		 660 /*
661 * Does the new cr3 value map to physical memory? (Note, we
662 * catch an invalid cr3 even in real-mode, because it would
663 * cause trouble later on when we turn on paging anyway.)
664 *
665 * A real CPU would silently accept an invalid cr3 and would
666 * attempt to use it - with largely undefined (and often hard
667 * to debug) behavior on the guest side.
668 */
669 if (unlikely(!gfn_to_memslot(vcpu->kvm, cr3 >> PAGE_SHIFT)))
0f12244f
GN		 670 return 1;
671 vcpu->arch.cr3 = cr3;
aff48baa 672 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
0f12244f
GN		 673 vcpu->arch.mmu.new_cr3(vcpu);
674 return 0;
675}
2d3ad1f4 676EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 677
eea1cff9 678int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed 679{
0f12244f
GN		 680 if (cr8 & CR8_RESERVED_BITS)
681 return 1;
a03490ed
CO		 682 if (irqchip_in_kernel(vcpu->kvm))
683 kvm_lapic_set_tpr(vcpu, cr8);
684 else
ad312c7c 685 vcpu->arch.cr8 = cr8;
0f12244f
GN		 686 return 0;
687}
2d3ad1f4 688EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 689
2d3ad1f4 690unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed
CO		 691{
692 if (irqchip_in_kernel(vcpu->kvm))
693 return kvm_lapic_get_cr8(vcpu);
694 else
ad312c7c 695 return vcpu->arch.cr8;
a03490ed 696}
2d3ad1f4 697EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 698
c8639010
JK		 699static void kvm_update_dr7(struct kvm_vcpu *vcpu)
700{
701 unsigned long dr7;
702
703 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
704 dr7 = vcpu->arch.guest_debug_dr7;
705 else
706 dr7 = vcpu->arch.dr7;
707 kvm_x86_ops->set_dr7(vcpu, dr7);
708 vcpu->arch.switch_db_regs = (dr7 & DR7_BP_EN_MASK);
709}
710
338dbc97 711static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
020df079
GN		 712{
713 switch (dr) {
714 case 0 ... 3:
715 vcpu->arch.db[dr] = val;
716 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
717 vcpu->arch.eff_db[dr] = val;
718 break;
719 case 4:
338dbc97
GN		 720 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE))
721 return 1; /* #UD */
020df079
GN		 722 /* fall through */
723 case 6:
338dbc97
GN		 724 if (val & 0xffffffff00000000ULL)
725 return -1; /* #GP */
020df079
GN		 726 vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1;
727 break;
728 case 5:
338dbc97
GN		 729 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE))
730 return 1; /* #UD */
020df079
GN		 731 /* fall through */
732 default: /* 7 */
338dbc97
GN		 733 if (val & 0xffffffff00000000ULL)
734 return -1; /* #GP */
020df079 735 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
c8639010 736 kvm_update_dr7(vcpu);
020df079
GN		 737 break;
738 }
739
740 return 0;
741}
338dbc97
GN		 742
743int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
744{
745 int res;
746
747 res = __kvm_set_dr(vcpu, dr, val);
748 if (res > 0)
749 kvm_queue_exception(vcpu, UD_VECTOR);
750 else if (res < 0)
751 kvm_inject_gp(vcpu, 0);
752
753 return res;
754}
020df079
GN		 755EXPORT_SYMBOL_GPL(kvm_set_dr);
756
338dbc97 757static int _kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
020df079
GN		 758{
759 switch (dr) {
760 case 0 ... 3:
761 *val = vcpu->arch.db[dr];
762 break;
763 case 4:
338dbc97 764 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE))
020df079 765 return 1;
020df079
GN		 766 /* fall through */
767 case 6:
768 *val = vcpu->arch.dr6;
769 break;
770 case 5:
338dbc97 771 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE))
020df079 772 return 1;
020df079
GN		 773 /* fall through */
774 default: /* 7 */
775 *val = vcpu->arch.dr7;
776 break;
777 }
778
779 return 0;
780}
338dbc97
GN		 781
782int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
783{
784 if (_kvm_get_dr(vcpu, dr, val)) {
785 kvm_queue_exception(vcpu, UD_VECTOR);
786 return 1;
787 }
788 return 0;
789}
020df079
GN		 790EXPORT_SYMBOL_GPL(kvm_get_dr);
791
022cd0e8
AK		 792bool kvm_rdpmc(struct kvm_vcpu *vcpu)
793{
794 u32 ecx = kvm_register_read(vcpu, VCPU_REGS_RCX);
795 u64 data;
796 int err;
797
798 err = kvm_pmu_read_pmc(vcpu, ecx, &data);
799 if (err)
800 return err;
801 kvm_register_write(vcpu, VCPU_REGS_RAX, (u32)data);
802 kvm_register_write(vcpu, VCPU_REGS_RDX, data >> 32);
803 return err;
804}
805EXPORT_SYMBOL_GPL(kvm_rdpmc);
806
043405e1
CO		 807/*
808 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
809 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
810 *
811 * This list is modified at module load time to reflect the
e3267cbb
GC		 812 * capabilities of the host cpu. This capabilities test skips MSRs that are
813 * kvm-specific. Those are put in the beginning of the list.
043405e1 814 */
e3267cbb 815
439793d4 816#define KVM_SAVE_MSRS_BEGIN 10
043405e1 817static u32 msrs_to_save[] = {
e3267cbb 818 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
11c6bffa 819 MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW,
55cd8e5a 820 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
c9aaa895 821 HV_X64_MSR_APIC_ASSIST_PAGE, MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME,
ae7a2a3f 822 MSR_KVM_PV_EOI_EN,
043405e1 823 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
8c06585d 824 MSR_STAR,
043405e1
CO		 825#ifdef CONFIG_X86_64
826 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
827#endif
e90aa41e 828 MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA
043405e1
CO		 829};
830
831static unsigned num_msrs_to_save;
832
f1d24831 833static const u32 emulated_msrs[] = {
ba904635 834 MSR_IA32_TSC_ADJUST,
a3e06bbe 835 MSR_IA32_TSCDEADLINE,
043405e1 836 MSR_IA32_MISC_ENABLE,
908e75f3
AK		 837 MSR_IA32_MCG_STATUS,
838 MSR_IA32_MCG_CTL,
043405e1
CO		 839};
840
b69e8cae 841static int set_efer(struct kvm_vcpu *vcpu, u64 efer)
15c4a640 842{
aad82703
SY		 843 u64 old_efer = vcpu->arch.efer;
844
b69e8cae
RJ		 845 if (efer & efer_reserved_bits)
846 return 1;
15c4a640
CO		 847
848 if (is_paging(vcpu)
b69e8cae
RJ		 849 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME))
850 return 1;
15c4a640 851
1b2fd70c
AG		 852 if (efer & EFER_FFXSR) {
853 struct kvm_cpuid_entry2 *feat;
854
855 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae
RJ		 856 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT)))
857 return 1;
1b2fd70c
AG		 858 }
859
d8017474
AG		 860 if (efer & EFER_SVME) {
861 struct kvm_cpuid_entry2 *feat;
862
863 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae
RJ		 864 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM)))
865 return 1;
d8017474
AG		 866 }
867
15c4a640 868 efer &= ~EFER_LMA;
f6801dff 869 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 870
a3d204e2
SY		 871 kvm_x86_ops->set_efer(vcpu, efer);
872
9645bb56 873 vcpu->arch.mmu.base_role.nxe = (efer & EFER_NX) && !tdp_enabled;
b69e8cae 874
aad82703
SY		 875 /* Update reserved bits */
876 if ((efer ^ old_efer) & EFER_NX)
877 kvm_mmu_reset_context(vcpu);
878
b69e8cae 879 return 0;
15c4a640
CO		 880}
881
f2b4b7dd
JR		 882void kvm_enable_efer_bits(u64 mask)
883{
884 efer_reserved_bits &= ~mask;
885}
886EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
887
888
15c4a640
CO		 889/*
890 * Writes msr value into into the appropriate "register".
891 * Returns 0 on success, non-0 otherwise.
892 * Assumes vcpu_load() was already called.
893 */
8fe8ab46 894int kvm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr)
15c4a640 895{
8fe8ab46 896 return kvm_x86_ops->set_msr(vcpu, msr);
15c4a640
CO		 897}
898
313a3dc7
CO		 899/*
900 * Adapt set_msr() to msr_io()'s calling convention
901 */
902static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
903{
8fe8ab46
WA		 904 struct msr_data msr;
905
906 msr.data = *data;
907 msr.index = index;
908 msr.host_initiated = true;
909 return kvm_set_msr(vcpu, &msr);
313a3dc7
CO		 910}
911
16e8d74d
MT		 912#ifdef CONFIG_X86_64
913struct pvclock_gtod_data {
914 seqcount_t seq;
915
916 struct { /* extract of a clocksource struct */
917 int vclock_mode;
918 cycle_t cycle_last;
919 cycle_t mask;
920 u32 mult;
921 u32 shift;
922 } clock;
923
924 /* open coded 'struct timespec' */
925 u64 monotonic_time_snsec;
926 time_t monotonic_time_sec;
927};
928
929static struct pvclock_gtod_data pvclock_gtod_data;
930
931static void update_pvclock_gtod(struct timekeeper *tk)
932{
933 struct pvclock_gtod_data *vdata = &pvclock_gtod_data;
934
935 write_seqcount_begin(&vdata->seq);
936
937 /* copy pvclock gtod data */
938 vdata->clock.vclock_mode = tk->clock->archdata.vclock_mode;
939 vdata->clock.cycle_last = tk->clock->cycle_last;
940 vdata->clock.mask = tk->clock->mask;
941 vdata->clock.mult = tk->mult;
942 vdata->clock.shift = tk->shift;
943
944 vdata->monotonic_time_sec = tk->xtime_sec
945 + tk->wall_to_monotonic.tv_sec;
946 vdata->monotonic_time_snsec = tk->xtime_nsec
947 + (tk->wall_to_monotonic.tv_nsec
948 << tk->shift);
949 while (vdata->monotonic_time_snsec >=
950 (((u64)NSEC_PER_SEC) << tk->shift)) {
951 vdata->monotonic_time_snsec -=
952 ((u64)NSEC_PER_SEC) << tk->shift;
953 vdata->monotonic_time_sec++;
954 }
955
956 write_seqcount_end(&vdata->seq);
957}
958#endif
959
960
18068523
GOC		 961static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
962{
9ed3c444
AK		 963 int version;
964 int r;
50d0a0f9 965 struct pvclock_wall_clock wc;
923de3cf 966 struct timespec boot;
18068523
GOC		 967
968 if (!wall_clock)
969 return;
970
9ed3c444
AK		 971 r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version));
972 if (r)
973 return;
974
975 if (version & 1)
976 ++version; /* first time write, random junk */
977
978 ++version;
18068523 979
18068523
GOC		 980 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
981
50d0a0f9
GH		 982 /*
983 * The guest calculates current wall clock time by adding
34c238a1 984 * system time (updated by kvm_guest_time_update below) to the
50d0a0f9
GH		 985 * wall clock specified here. guest system time equals host
986 * system time for us, thus we must fill in host boot time here.
987 */
923de3cf 988 getboottime(&boot);
50d0a0f9 989
4b648665
BR		 990 if (kvm->arch.kvmclock_offset) {
991 struct timespec ts = ns_to_timespec(kvm->arch.kvmclock_offset);
992 boot = timespec_sub(boot, ts);
993 }
50d0a0f9
GH		 994 wc.sec = boot.tv_sec;
995 wc.nsec = boot.tv_nsec;
996 wc.version = version;
18068523
GOC		 997
998 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
999
1000 version++;
1001 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 1002}
1003
50d0a0f9
GH		 1004static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
1005{
1006 uint32_t quotient, remainder;
1007
1008 /* Don't try to replace with do_div(), this one calculates
1009 * "(dividend << 32) / divisor" */
1010 __asm__ ( "divl %4"
1011 : "=a" (quotient), "=d" (remainder)
1012 : "0" (0), "1" (dividend), "r" (divisor) );
1013 return quotient;
1014}
1015
5f4e3f88
ZA		 1016static void kvm_get_time_scale(uint32_t scaled_khz, uint32_t base_khz,
1017 s8 *pshift, u32 *pmultiplier)
50d0a0f9 1018{
5f4e3f88 1019 uint64_t scaled64;
50d0a0f9
GH		 1020 int32_t shift = 0;
1021 uint64_t tps64;
1022 uint32_t tps32;
1023
5f4e3f88
ZA		 1024 tps64 = base_khz * 1000LL;
1025 scaled64 = scaled_khz * 1000LL;
50933623 1026 while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) {
50d0a0f9
GH		 1027 tps64 >>= 1;
1028 shift--;
1029 }
1030
1031 tps32 = (uint32_t)tps64;
50933623
JK		 1032 while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) {
1033 if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000)
5f4e3f88
ZA		 1034 scaled64 >>= 1;
1035 else
1036 tps32 <<= 1;
50d0a0f9
GH		 1037 shift++;
1038 }
1039
5f4e3f88
ZA		 1040 *pshift = shift;
1041 *pmultiplier = div_frac(scaled64, tps32);
50d0a0f9 1042
5f4e3f88
ZA		 1043 pr_debug("%s: base_khz %u => %u, shift %d, mul %u\n",
1044 __func__, base_khz, scaled_khz, shift, *pmultiplier);
50d0a0f9
GH		 1045}
1046
759379dd
ZA		 1047static inline u64 get_kernel_ns(void)
1048{
1049 struct timespec ts;
1050
1051 WARN_ON(preemptible());
1052 ktime_get_ts(&ts);
1053 monotonic_to_bootbased(&ts);
1054 return timespec_to_ns(&ts);
50d0a0f9
GH		 1055}
1056
d828199e 1057#ifdef CONFIG_X86_64
16e8d74d 1058static atomic_t kvm_guest_has_master_clock = ATOMIC_INIT(0);
d828199e 1059#endif
16e8d74d 1060
c8076604 1061static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
c285545f 1062unsigned long max_tsc_khz;
c8076604 1063
cc578287 1064static inline u64 nsec_to_cycles(struct kvm_vcpu *vcpu, u64 nsec)
8cfdc000 1065{
cc578287
ZA		 1066 return pvclock_scale_delta(nsec, vcpu->arch.virtual_tsc_mult,
1067 vcpu->arch.virtual_tsc_shift);
8cfdc000
ZA		 1068}
1069
cc578287 1070static u32 adjust_tsc_khz(u32 khz, s32 ppm)
1e993611 1071{
cc578287
ZA		 1072 u64 v = (u64)khz * (1000000 + ppm);
1073 do_div(v, 1000000);
1074 return v;
1e993611
JR		 1075}
1076
cc578287 1077static void kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 this_tsc_khz)
759379dd 1078{
cc578287
ZA		 1079 u32 thresh_lo, thresh_hi;
1080 int use_scaling = 0;
217fc9cf 1081
c285545f
ZA		 1082 /* Compute a scale to convert nanoseconds in TSC cycles */
1083 kvm_get_time_scale(this_tsc_khz, NSEC_PER_SEC / 1000,
cc578287
ZA		 1084 &vcpu->arch.virtual_tsc_shift,
1085 &vcpu->arch.virtual_tsc_mult);
1086 vcpu->arch.virtual_tsc_khz = this_tsc_khz;
1087
1088 /*
1089 * Compute the variation in TSC rate which is acceptable
1090 * within the range of tolerance and decide if the
1091 * rate being applied is within that bounds of the hardware
1092 * rate. If so, no scaling or compensation need be done.
1093 */
1094 thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm);
1095 thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm);
1096 if (this_tsc_khz < thresh_lo || this_tsc_khz > thresh_hi) {
1097 pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", this_tsc_khz, thresh_lo, thresh_hi);
1098 use_scaling = 1;
1099 }
1100 kvm_x86_ops->set_tsc_khz(vcpu, this_tsc_khz, use_scaling);
c285545f
ZA		 1101}
1102
1103static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns)
1104{
e26101b1 1105 u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec,
cc578287
ZA		 1106 vcpu->arch.virtual_tsc_mult,
1107 vcpu->arch.virtual_tsc_shift);
e26101b1 1108 tsc += vcpu->arch.this_tsc_write;
c285545f
ZA		 1109 return tsc;
1110}
1111
b48aa97e
MT		 1112void kvm_track_tsc_matching(struct kvm_vcpu *vcpu)
1113{
1114#ifdef CONFIG_X86_64
1115 bool vcpus_matched;
1116 bool do_request = false;
1117 struct kvm_arch *ka = &vcpu->kvm->arch;
1118 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1119
1120 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1121 atomic_read(&vcpu->kvm->online_vcpus));
1122
1123 if (vcpus_matched && gtod->clock.vclock_mode == VCLOCK_TSC)
1124 if (!ka->use_master_clock)
1125 do_request = 1;
1126
1127 if (!vcpus_matched && ka->use_master_clock)
1128 do_request = 1;
1129
1130 if (do_request)
1131 kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu);
1132
1133 trace_kvm_track_tsc(vcpu->vcpu_id, ka->nr_vcpus_matched_tsc,
1134 atomic_read(&vcpu->kvm->online_vcpus),
1135 ka->use_master_clock, gtod->clock.vclock_mode);
1136#endif
1137}
1138
ba904635
WA		 1139static void update_ia32_tsc_adjust_msr(struct kvm_vcpu *vcpu, s64 offset)
1140{
1141 u64 curr_offset = kvm_x86_ops->read_tsc_offset(vcpu);
1142 vcpu->arch.ia32_tsc_adjust_msr += offset - curr_offset;
1143}
1144
8fe8ab46 1145void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr)
99e3e30a
ZA		 1146{
1147 struct kvm *kvm = vcpu->kvm;
f38e098f 1148 u64 offset, ns, elapsed;
99e3e30a 1149 unsigned long flags;
02626b6a 1150 s64 usdiff;
b48aa97e 1151 bool matched;
8fe8ab46 1152 u64 data = msr->data;
99e3e30a 1153
038f8c11 1154 raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags);
857e4099 1155 offset = kvm_x86_ops->compute_tsc_offset(vcpu, data);
759379dd 1156 ns = get_kernel_ns();
f38e098f 1157 elapsed = ns - kvm->arch.last_tsc_nsec;
5d3cb0f6
ZA		 1158
1159 /* n.b - signed multiplication and division required */
02626b6a 1160 usdiff = data - kvm->arch.last_tsc_write;
5d3cb0f6 1161#ifdef CONFIG_X86_64
02626b6a 1162 usdiff = (usdiff * 1000) / vcpu->arch.virtual_tsc_khz;
5d3cb0f6
ZA		 1163#else
1164 /* do_div() only does unsigned */
1165 asm("idivl %2; xor %%edx, %%edx"
02626b6a
MT		 1166 : "=A"(usdiff)
1167 : "A"(usdiff * 1000), "rm"(vcpu->arch.virtual_tsc_khz));
5d3cb0f6 1168#endif
02626b6a
MT		 1169 do_div(elapsed, 1000);
1170 usdiff -= elapsed;
1171 if (usdiff < 0)
1172 usdiff = -usdiff;
f38e098f
ZA		 1173
1174 /*
5d3cb0f6
ZA		 1175 * Special case: TSC write with a small delta (1 second) of virtual
1176 * cycle time against real time is interpreted as an attempt to
1177 * synchronize the CPU.
1178 *
1179 * For a reliable TSC, we can match TSC offsets, and for an unstable
1180 * TSC, we add elapsed time in this computation. We could let the
1181 * compensation code attempt to catch up if we fall behind, but
1182 * it's better to try to match offsets from the beginning.
1183 */
02626b6a 1184 if (usdiff < USEC_PER_SEC &&
5d3cb0f6 1185 vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) {
f38e098f 1186 if (!check_tsc_unstable()) {
e26101b1 1187 offset = kvm->arch.cur_tsc_offset;
f38e098f
ZA		 1188 pr_debug("kvm: matched tsc offset for %llu\n", data);
1189 } else {
857e4099 1190 u64 delta = nsec_to_cycles(vcpu, elapsed);
5d3cb0f6
ZA		 1191 data += delta;
1192 offset = kvm_x86_ops->compute_tsc_offset(vcpu, data);
759379dd 1193 pr_debug("kvm: adjusted tsc offset by %llu\n", delta);
f38e098f 1194 }
b48aa97e 1195 matched = true;
e26101b1
ZA		 1196 } else {
1197 /*
1198 * We split periods of matched TSC writes into generations.
1199 * For each generation, we track the original measured
1200 * nanosecond time, offset, and write, so if TSCs are in
1201 * sync, we can match exact offset, and if not, we can match
4a969980 1202 * exact software computation in compute_guest_tsc()
e26101b1
ZA		 1203 *
1204 * These values are tracked in kvm->arch.cur_xxx variables.
1205 */
1206 kvm->arch.cur_tsc_generation++;
1207 kvm->arch.cur_tsc_nsec = ns;
1208 kvm->arch.cur_tsc_write = data;
1209 kvm->arch.cur_tsc_offset = offset;
b48aa97e 1210 matched = false;
e26101b1
ZA		 1211 pr_debug("kvm: new tsc generation %u, clock %llu\n",
1212 kvm->arch.cur_tsc_generation, data);
f38e098f 1213 }
e26101b1
ZA		 1214
1215 /*
1216 * We also track th most recent recorded KHZ, write and time to
1217 * allow the matching interval to be extended at each write.
1218 */
f38e098f
ZA		 1219 kvm->arch.last_tsc_nsec = ns;
1220 kvm->arch.last_tsc_write = data;
5d3cb0f6 1221 kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz;
99e3e30a
ZA		 1222
1223 /* Reset of TSC must disable overshoot protection below */
1224 vcpu->arch.hv_clock.tsc_timestamp = 0;
b183aa58 1225 vcpu->arch.last_guest_tsc = data;
e26101b1
ZA		 1226
1227 /* Keep track of which generation this VCPU has synchronized to */
1228 vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation;
1229 vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec;
1230 vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write;
1231
ba904635
WA		 1232 if (guest_cpuid_has_tsc_adjust(vcpu) && !msr->host_initiated)
1233 update_ia32_tsc_adjust_msr(vcpu, offset);
e26101b1
ZA		 1234 kvm_x86_ops->write_tsc_offset(vcpu, offset);
1235 raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags);
b48aa97e
MT		 1236
1237 spin_lock(&kvm->arch.pvclock_gtod_sync_lock);
1238 if (matched)
1239 kvm->arch.nr_vcpus_matched_tsc++;
1240 else
1241 kvm->arch.nr_vcpus_matched_tsc = 0;
1242
1243 kvm_track_tsc_matching(vcpu);
1244 spin_unlock(&kvm->arch.pvclock_gtod_sync_lock);
99e3e30a 1245}
e26101b1 1246
99e3e30a
ZA		 1247EXPORT_SYMBOL_GPL(kvm_write_tsc);
1248
d828199e
MT		 1249#ifdef CONFIG_X86_64
1250
1251static cycle_t read_tsc(void)
1252{
1253 cycle_t ret;
1254 u64 last;
1255
1256 /*
1257 * Empirically, a fence (of type that depends on the CPU)
1258 * before rdtsc is enough to ensure that rdtsc is ordered
1259 * with respect to loads. The various CPU manuals are unclear
1260 * as to whether rdtsc can be reordered with later loads,
1261 * but no one has ever seen it happen.
1262 */
1263 rdtsc_barrier();
1264 ret = (cycle_t)vget_cycles();
1265
1266 last = pvclock_gtod_data.clock.cycle_last;
1267
1268 if (likely(ret >= last))
1269 return ret;
1270
1271 /*
1272 * GCC likes to generate cmov here, but this branch is extremely
1273 * predictable (it's just a funciton of time and the likely is
1274 * very likely) and there's a data dependence, so force GCC
1275 * to generate a branch instead. I don't barrier() because
1276 * we don't actually need a barrier, and if this function
1277 * ever gets inlined it will generate worse code.
1278 */
1279 asm volatile ("");
1280 return last;
1281}
1282
1283static inline u64 vgettsc(cycle_t *cycle_now)
1284{
1285 long v;
1286 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1287
1288 *cycle_now = read_tsc();
1289
1290 v = (*cycle_now - gtod->clock.cycle_last) & gtod->clock.mask;
1291 return v * gtod->clock.mult;
1292}
1293
1294static int do_monotonic(struct timespec *ts, cycle_t *cycle_now)
1295{
1296 unsigned long seq;
1297 u64 ns;
1298 int mode;
1299 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
1300
1301 ts->tv_nsec = 0;
1302 do {
1303 seq = read_seqcount_begin(&gtod->seq);
1304 mode = gtod->clock.vclock_mode;
1305 ts->tv_sec = gtod->monotonic_time_sec;
1306 ns = gtod->monotonic_time_snsec;
1307 ns += vgettsc(cycle_now);
1308 ns >>= gtod->clock.shift;
1309 } while (unlikely(read_seqcount_retry(&gtod->seq, seq)));
1310 timespec_add_ns(ts, ns);
1311
1312 return mode;
1313}
1314
1315/* returns true if host is using tsc clocksource */
1316static bool kvm_get_time_and_clockread(s64 *kernel_ns, cycle_t *cycle_now)
1317{
1318 struct timespec ts;
1319
1320 /* checked again under seqlock below */
1321 if (pvclock_gtod_data.clock.vclock_mode != VCLOCK_TSC)
1322 return false;
1323
1324 if (do_monotonic(&ts, cycle_now) != VCLOCK_TSC)
1325 return false;
1326
1327 monotonic_to_bootbased(&ts);
1328 *kernel_ns = timespec_to_ns(&ts);
1329
1330 return true;
1331}
1332#endif
1333
1334/*
1335 *
b48aa97e
MT		 1336 * Assuming a stable TSC across physical CPUS, and a stable TSC
1337 * across virtual CPUs, the following condition is possible.
1338 * Each numbered line represents an event visible to both
d828199e
MT		 1339 * CPUs at the next numbered event.
1340 *
1341 * "timespecX" represents host monotonic time. "tscX" represents
1342 * RDTSC value.
1343 *
1344 * VCPU0 on CPU0 | VCPU1 on CPU1
1345 *
1346 * 1. read timespec0,tsc0
1347 * 2. | timespec1 = timespec0 + N
1348 * | tsc1 = tsc0 + M
1349 * 3. transition to guest | transition to guest
1350 * 4. ret0 = timespec0 + (rdtsc - tsc0) |
1351 * 5. | ret1 = timespec1 + (rdtsc - tsc1)
1352 * | ret1 = timespec0 + N + (rdtsc - (tsc0 + M))
1353 *
1354 * Since ret0 update is visible to VCPU1 at time 5, to obey monotonicity:
1355 *
1356 * - ret0 < ret1
1357 * - timespec0 + (rdtsc - tsc0) < timespec0 + N + (rdtsc - (tsc0 + M))
1358 * ...
1359 * - 0 < N - M => M < N
1360 *
1361 * That is, when timespec0 != timespec1, M < N. Unfortunately that is not
1362 * always the case (the difference between two distinct xtime instances
1363 * might be smaller then the difference between corresponding TSC reads,
1364 * when updating guest vcpus pvclock areas).
1365 *
1366 * To avoid that problem, do not allow visibility of distinct
1367 * system_timestamp/tsc_timestamp values simultaneously: use a master
1368 * copy of host monotonic time values. Update that master copy
1369 * in lockstep.
1370 *
b48aa97e 1371 * Rely on synchronization of host TSCs and guest TSCs for monotonicity.
d828199e
MT		 1372 *
1373 */
1374
1375static void pvclock_update_vm_gtod_copy(struct kvm *kvm)
1376{
1377#ifdef CONFIG_X86_64
1378 struct kvm_arch *ka = &kvm->arch;
1379 int vclock_mode;
b48aa97e
MT		 1380 bool host_tsc_clocksource, vcpus_matched;
1381
1382 vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 ==
1383 atomic_read(&kvm->online_vcpus));
d828199e
MT		 1384
1385 /*
1386 * If the host uses TSC clock, then passthrough TSC as stable
1387 * to the guest.
1388 */
b48aa97e 1389 host_tsc_clocksource = kvm_get_time_and_clockread(
d828199e
MT		 1390 &ka->master_kernel_ns,
1391 &ka->master_cycle_now);
1392
b48aa97e
MT		 1393 ka->use_master_clock = host_tsc_clocksource & vcpus_matched;
1394
d828199e
MT		 1395 if (ka->use_master_clock)
1396 atomic_set(&kvm_guest_has_master_clock, 1);
1397
1398 vclock_mode = pvclock_gtod_data.clock.vclock_mode;
b48aa97e
MT		 1399 trace_kvm_update_master_clock(ka->use_master_clock, vclock_mode,
1400 vcpus_matched);
d828199e
MT		 1401#endif
1402}
1403
34c238a1 1404static int kvm_guest_time_update(struct kvm_vcpu *v)
18068523 1405{
d828199e 1406 unsigned long flags, this_tsc_khz;
18068523 1407 struct kvm_vcpu_arch *vcpu = &v->arch;
d828199e 1408 struct kvm_arch *ka = &v->kvm->arch;
18068523 1409 void *shared_kaddr;
1d5f066e 1410 s64 kernel_ns, max_kernel_ns;
d828199e 1411 u64 tsc_timestamp, host_tsc;
78c0337a 1412 struct pvclock_vcpu_time_info *guest_hv_clock;
51d59c6b 1413 u8 pvclock_flags;
d828199e
MT		 1414 bool use_master_clock;
1415
1416 kernel_ns = 0;
1417 host_tsc = 0;
18068523 1418
18068523
GOC		 1419 /* Keep irq disabled to prevent changes to the clock */
1420 local_irq_save(flags);
cc578287 1421 this_tsc_khz = __get_cpu_var(cpu_tsc_khz);
8cfdc000 1422 if (unlikely(this_tsc_khz == 0)) {
c285545f 1423 local_irq_restore(flags);
34c238a1 1424 kvm_make_request(KVM_REQ_CLOCK_UPDATE, v);
8cfdc000
ZA		 1425 return 1;
1426 }
18068523 1427
d828199e
MT		 1428 /*
1429 * If the host uses TSC clock, then passthrough TSC as stable
1430 * to the guest.
1431 */
1432 spin_lock(&ka->pvclock_gtod_sync_lock);
1433 use_master_clock = ka->use_master_clock;
1434 if (use_master_clock) {
1435 host_tsc = ka->master_cycle_now;
1436 kernel_ns = ka->master_kernel_ns;
1437 }
1438 spin_unlock(&ka->pvclock_gtod_sync_lock);
1439 if (!use_master_clock) {
1440 host_tsc = native_read_tsc();
1441 kernel_ns = get_kernel_ns();
1442 }
1443
1444 tsc_timestamp = kvm_x86_ops->read_l1_tsc(v, host_tsc);
1445
c285545f
ZA		 1446 /*
1447 * We may have to catch up the TSC to match elapsed wall clock
1448 * time for two reasons, even if kvmclock is used.
1449 * 1) CPU could have been running below the maximum TSC rate
1450 * 2) Broken TSC compensation resets the base at each VCPU
1451 * entry to avoid unknown leaps of TSC even when running
1452 * again on the same CPU. This may cause apparent elapsed
1453 * time to disappear, and the guest to stand still or run
1454 * very slowly.
1455 */
1456 if (vcpu->tsc_catchup) {
1457 u64 tsc = compute_guest_tsc(v, kernel_ns);
1458 if (tsc > tsc_timestamp) {
f1e2b260 1459 adjust_tsc_offset_guest(v, tsc - tsc_timestamp);
c285545f
ZA		 1460 tsc_timestamp = tsc;
1461 }
50d0a0f9
GH		 1462 }
1463
18068523
GOC		 1464 local_irq_restore(flags);
1465
c285545f
ZA		 1466 if (!vcpu->time_page)
1467 return 0;
18068523 1468
1d5f066e
ZA		 1469 /*
1470 * Time as measured by the TSC may go backwards when resetting the base
1471 * tsc_timestamp. The reason for this is that the TSC resolution is
1472 * higher than the resolution of the other clock scales. Thus, many
1473 * possible measurments of the TSC correspond to one measurement of any
1474 * other clock, and so a spread of values is possible. This is not a
1475 * problem for the computation of the nanosecond clock; with TSC rates
1476 * around 1GHZ, there can only be a few cycles which correspond to one
1477 * nanosecond value, and any path through this code will inevitably
1478 * take longer than that. However, with the kernel_ns value itself,
1479 * the precision may be much lower, down to HZ granularity. If the
1480 * first sampling of TSC against kernel_ns ends in the low part of the
1481 * range, and the second in the high end of the range, we can get:
1482 *
1483 * (TSC - offset_low) * S + kns_old > (TSC - offset_high) * S + kns_new
1484 *
1485 * As the sampling errors potentially range in the thousands of cycles,
1486 * it is possible such a time value has already been observed by the
1487 * guest. To protect against this, we must compute the system time as
1488 * observed by the guest and ensure the new system time is greater.
1489 */
1490 max_kernel_ns = 0;
b183aa58 1491 if (vcpu->hv_clock.tsc_timestamp) {
1d5f066e
ZA		 1492 max_kernel_ns = vcpu->last_guest_tsc -
1493 vcpu->hv_clock.tsc_timestamp;
1494 max_kernel_ns = pvclock_scale_delta(max_kernel_ns,
1495 vcpu->hv_clock.tsc_to_system_mul,
1496 vcpu->hv_clock.tsc_shift);
1497 max_kernel_ns += vcpu->last_kernel_ns;
1498 }
afbcf7ab 1499
e48672fa 1500 if (unlikely(vcpu->hw_tsc_khz != this_tsc_khz)) {
5f4e3f88
ZA		 1501 kvm_get_time_scale(NSEC_PER_SEC / 1000, this_tsc_khz,
1502 &vcpu->hv_clock.tsc_shift,
1503 &vcpu->hv_clock.tsc_to_system_mul);
e48672fa 1504 vcpu->hw_tsc_khz = this_tsc_khz;
8cfdc000
ZA		 1505 }
1506
d828199e
MT		 1507 /* with a master <monotonic time, tsc value> tuple,
1508 * pvclock clock reads always increase at the (scaled) rate
1509 * of guest TSC - no need to deal with sampling errors.
1510 */
1511 if (!use_master_clock) {
1512 if (max_kernel_ns > kernel_ns)
1513 kernel_ns = max_kernel_ns;
1514 }
8cfdc000 1515 /* With all the info we got, fill in the values */
1d5f066e 1516 vcpu->hv_clock.tsc_timestamp = tsc_timestamp;
759379dd 1517 vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset;
1d5f066e 1518 vcpu->last_kernel_ns = kernel_ns;
28e4639a 1519 vcpu->last_guest_tsc = tsc_timestamp;
51d59c6b 1520
18068523
GOC		 1521 /*
1522 * The interface expects us to write an even number signaling that the
1523 * update is finished. Since the guest won't see the intermediate
50d0a0f9 1524 * state, we just increase by 2 at the end.
18068523 1525 */
50d0a0f9 1526 vcpu->hv_clock.version += 2;
18068523 1527
8fd75e12 1528 shared_kaddr = kmap_atomic(vcpu->time_page);
18068523 1529
78c0337a
MT		 1530 guest_hv_clock = shared_kaddr + vcpu->time_offset;
1531
1532 /* retain PVCLOCK_GUEST_STOPPED if set in guest copy */
1533 pvclock_flags = (guest_hv_clock->flags & PVCLOCK_GUEST_STOPPED);
1534
1535 if (vcpu->pvclock_set_guest_stopped_request) {
1536 pvclock_flags |= PVCLOCK_GUEST_STOPPED;
1537 vcpu->pvclock_set_guest_stopped_request = false;
1538 }
1539
d828199e
MT		 1540 /* If the host uses TSC clocksource, then it is stable */
1541 if (use_master_clock)
1542 pvclock_flags |= PVCLOCK_TSC_STABLE_BIT;
1543
78c0337a
MT		 1544 vcpu->hv_clock.flags = pvclock_flags;
1545
18068523 1546 memcpy(shared_kaddr + vcpu->time_offset, &vcpu->hv_clock,
50d0a0f9 1547 sizeof(vcpu->hv_clock));
18068523 1548
8fd75e12 1549 kunmap_atomic(shared_kaddr);
18068523
GOC		 1550
1551 mark_page_dirty(v->kvm, vcpu->time >> PAGE_SHIFT);
8cfdc000 1552 return 0;
c8076604
GH		 1553}
1554
9ba075a6
AK		 1555static bool msr_mtrr_valid(unsigned msr)
1556{
1557 switch (msr) {
1558 case 0x200 ... 0x200 + 2 * KVM_NR_VAR_MTRR - 1:
1559 case MSR_MTRRfix64K_00000:
1560 case MSR_MTRRfix16K_80000:
1561 case MSR_MTRRfix16K_A0000:
1562 case MSR_MTRRfix4K_C0000:
1563 case MSR_MTRRfix4K_C8000:
1564 case MSR_MTRRfix4K_D0000:
1565 case MSR_MTRRfix4K_D8000:
1566 case MSR_MTRRfix4K_E0000:
1567 case MSR_MTRRfix4K_E8000:
1568 case MSR_MTRRfix4K_F0000:
1569 case MSR_MTRRfix4K_F8000:
1570 case MSR_MTRRdefType:
1571 case MSR_IA32_CR_PAT:
1572 return true;
1573 case 0x2f8:
1574 return true;
1575 }
1576 return false;
1577}
1578
d6289b93
MT		 1579static bool valid_pat_type(unsigned t)
1580{
1581 return t < 8 && (1 << t) & 0xf3; /* 0, 1, 4, 5, 6, 7 */
1582}
1583
1584static bool valid_mtrr_type(unsigned t)
1585{
1586 return t < 8 && (1 << t) & 0x73; /* 0, 1, 4, 5, 6 */
1587}
1588
1589static bool mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1590{
1591 int i;
1592
1593 if (!msr_mtrr_valid(msr))
1594 return false;
1595
1596 if (msr == MSR_IA32_CR_PAT) {
1597 for (i = 0; i < 8; i++)
1598 if (!valid_pat_type((data >> (i * 8)) & 0xff))
1599 return false;
1600 return true;
1601 } else if (msr == MSR_MTRRdefType) {
1602 if (data & ~0xcff)
1603 return false;
1604 return valid_mtrr_type(data & 0xff);
1605 } else if (msr >= MSR_MTRRfix64K_00000 && msr <= MSR_MTRRfix4K_F8000) {
1606 for (i = 0; i < 8 ; i++)
1607 if (!valid_mtrr_type((data >> (i * 8)) & 0xff))
1608 return false;
1609 return true;
1610 }
1611
1612 /* variable MTRRs */
1613 return valid_mtrr_type(data & 0xff);
1614}
1615
9ba075a6
AK		 1616static int set_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1617{
0bed3b56
SY		 1618 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
1619
d6289b93 1620 if (!mtrr_valid(vcpu, msr, data))
9ba075a6
AK		 1621 return 1;
1622
0bed3b56
SY		 1623 if (msr == MSR_MTRRdefType) {
1624 vcpu->arch.mtrr_state.def_type = data;
1625 vcpu->arch.mtrr_state.enabled = (data & 0xc00) >> 10;
1626 } else if (msr == MSR_MTRRfix64K_00000)
1627 p[0] = data;
1628 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
1629 p[1 + msr - MSR_MTRRfix16K_80000] = data;
1630 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
1631 p[3 + msr - MSR_MTRRfix4K_C0000] = data;
1632 else if (msr == MSR_IA32_CR_PAT)
1633 vcpu->arch.pat = data;
1634 else { /* Variable MTRRs */
1635 int idx, is_mtrr_mask;
1636 u64 *pt;
1637
1638 idx = (msr - 0x200) / 2;
1639 is_mtrr_mask = msr - 0x200 - 2 * idx;
1640 if (!is_mtrr_mask)
1641 pt =
1642 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
1643 else
1644 pt =
1645 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
1646 *pt = data;
1647 }
1648
1649 kvm_mmu_reset_context(vcpu);
9ba075a6
AK		 1650 return 0;
1651}
15c4a640 1652
890ca9ae 1653static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
15c4a640 1654{
890ca9ae
HY		 1655 u64 mcg_cap = vcpu->arch.mcg_cap;
1656 unsigned bank_num = mcg_cap & 0xff;
1657
15c4a640 1658 switch (msr) {
15c4a640 1659 case MSR_IA32_MCG_STATUS:
890ca9ae 1660 vcpu->arch.mcg_status = data;
15c4a640 1661 break;
c7ac679c 1662 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 1663 if (!(mcg_cap & MCG_CTL_P))
1664 return 1;
1665 if (data != 0 && data != ~(u64)0)
1666 return -1;
1667 vcpu->arch.mcg_ctl = data;
1668 break;
1669 default:
1670 if (msr >= MSR_IA32_MC0_CTL &&
1671 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1672 u32 offset = msr - MSR_IA32_MC0_CTL;
114be429
AP		 1673 /* only 0 or all 1s can be written to IA32_MCi_CTL
1674 * some Linux kernels though clear bit 10 in bank 4 to
1675 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
1676 * this to avoid an uncatched #GP in the guest
1677 */
890ca9ae 1678 if ((offset & 0x3) == 0 &&
114be429 1679 data != 0 && (data | (1 << 10)) != ~(u64)0)
890ca9ae
HY		 1680 return -1;
1681 vcpu->arch.mce_banks[offset] = data;
1682 break;
1683 }
1684 return 1;
1685 }
1686 return 0;
1687}
1688
ffde22ac
ES		 1689static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
1690{
1691 struct kvm *kvm = vcpu->kvm;
1692 int lm = is_long_mode(vcpu);
1693 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
1694 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
1695 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
1696 : kvm->arch.xen_hvm_config.blob_size_32;
1697 u32 page_num = data & ~PAGE_MASK;
1698 u64 page_addr = data & PAGE_MASK;
1699 u8 *page;
1700 int r;
1701
1702 r = -E2BIG;
1703 if (page_num >= blob_size)
1704 goto out;
1705 r = -ENOMEM;
ff5c2c03
SL		 1706 page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE);
1707 if (IS_ERR(page)) {
1708 r = PTR_ERR(page);
ffde22ac 1709 goto out;
ff5c2c03 1710 }
ffde22ac
ES		 1711 if (kvm_write_guest(kvm, page_addr, page, PAGE_SIZE))
1712 goto out_free;
1713 r = 0;
1714out_free:
1715 kfree(page);
1716out:
1717 return r;
1718}
1719
55cd8e5a
GN		 1720static bool kvm_hv_hypercall_enabled(struct kvm *kvm)
1721{
1722 return kvm->arch.hv_hypercall & HV_X64_MSR_HYPERCALL_ENABLE;
1723}
1724
1725static bool kvm_hv_msr_partition_wide(u32 msr)
1726{
1727 bool r = false;
1728 switch (msr) {
1729 case HV_X64_MSR_GUEST_OS_ID:
1730 case HV_X64_MSR_HYPERCALL:
1731 r = true;
1732 break;
1733 }
1734
1735 return r;
1736}
1737
1738static int set_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1739{
1740 struct kvm *kvm = vcpu->kvm;
1741
1742 switch (msr) {
1743 case HV_X64_MSR_GUEST_OS_ID:
1744 kvm->arch.hv_guest_os_id = data;
1745 /* setting guest os id to zero disables hypercall page */
1746 if (!kvm->arch.hv_guest_os_id)
1747 kvm->arch.hv_hypercall &= ~HV_X64_MSR_HYPERCALL_ENABLE;
1748 break;
1749 case HV_X64_MSR_HYPERCALL: {
1750 u64 gfn;
1751 unsigned long addr;
1752 u8 instructions[4];
1753
1754 /* if guest os id is not set hypercall should remain disabled */
1755 if (!kvm->arch.hv_guest_os_id)
1756 break;
1757 if (!(data & HV_X64_MSR_HYPERCALL_ENABLE)) {
1758 kvm->arch.hv_hypercall = data;
1759 break;
1760 }
1761 gfn = data >> HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT;
1762 addr = gfn_to_hva(kvm, gfn);
1763 if (kvm_is_error_hva(addr))
1764 return 1;
1765 kvm_x86_ops->patch_hypercall(vcpu, instructions);
1766 ((unsigned char *)instructions)[3] = 0xc3; /* ret */
8b0cedff 1767 if (__copy_to_user((void __user *)addr, instructions, 4))
55cd8e5a
GN		 1768 return 1;
1769 kvm->arch.hv_hypercall = data;
1770 break;
1771 }
1772 default:
a737f256
CD		 1773 vcpu_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1774 "data 0x%llx\n", msr, data);
55cd8e5a
GN		 1775 return 1;
1776 }
1777 return 0;
1778}
1779
1780static int set_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1781{
10388a07
GN		 1782 switch (msr) {
1783 case HV_X64_MSR_APIC_ASSIST_PAGE: {
1784 unsigned long addr;
55cd8e5a 1785
10388a07
GN		 1786 if (!(data & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE)) {
1787 vcpu->arch.hv_vapic = data;
1788 break;
1789 }
1790 addr = gfn_to_hva(vcpu->kvm, data >>
1791 HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT);
1792 if (kvm_is_error_hva(addr))
1793 return 1;
8b0cedff 1794 if (__clear_user((void __user *)addr, PAGE_SIZE))
10388a07
GN		 1795 return 1;
1796 vcpu->arch.hv_vapic = data;
1797 break;
1798 }
1799 case HV_X64_MSR_EOI:
1800 return kvm_hv_vapic_msr_write(vcpu, APIC_EOI, data);
1801 case HV_X64_MSR_ICR:
1802 return kvm_hv_vapic_msr_write(vcpu, APIC_ICR, data);
1803 case HV_X64_MSR_TPR:
1804 return kvm_hv_vapic_msr_write(vcpu, APIC_TASKPRI, data);
1805 default:
a737f256
CD		 1806 vcpu_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1807 "data 0x%llx\n", msr, data);
10388a07
GN		 1808 return 1;
1809 }
1810
1811 return 0;
55cd8e5a
GN		 1812}
1813
344d9588
GN		 1814static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data)
1815{
1816 gpa_t gpa = data & ~0x3f;
1817
4a969980 1818 /* Bits 2:5 are reserved, Should be zero */
6adba527 1819 if (data & 0x3c)
344d9588
GN		 1820 return 1;
1821
1822 vcpu->arch.apf.msr_val = data;
1823
1824 if (!(data & KVM_ASYNC_PF_ENABLED)) {
1825 kvm_clear_async_pf_completion_queue(vcpu);
1826 kvm_async_pf_hash_reset(vcpu);
1827 return 0;
1828 }
1829
1830 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa))
1831 return 1;
1832
6adba527 1833 vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS);
344d9588
GN		 1834 kvm_async_pf_wakeup_all(vcpu);
1835 return 0;
1836}
1837
12f9a48f
GC		 1838static void kvmclock_reset(struct kvm_vcpu *vcpu)
1839{
1840 if (vcpu->arch.time_page) {
1841 kvm_release_page_dirty(vcpu->arch.time_page);
1842 vcpu->arch.time_page = NULL;
1843 }
1844}
1845
c9aaa895
GC		 1846static void accumulate_steal_time(struct kvm_vcpu *vcpu)
1847{
1848 u64 delta;
1849
1850 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
1851 return;
1852
1853 delta = current->sched_info.run_delay - vcpu->arch.st.last_steal;
1854 vcpu->arch.st.last_steal = current->sched_info.run_delay;
1855 vcpu->arch.st.accum_steal = delta;
1856}
1857
1858static void record_steal_time(struct kvm_vcpu *vcpu)
1859{
1860 if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED))
1861 return;
1862
1863 if (unlikely(kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
1864 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time))))
1865 return;
1866
1867 vcpu->arch.st.steal.steal += vcpu->arch.st.accum_steal;
1868 vcpu->arch.st.steal.version += 2;
1869 vcpu->arch.st.accum_steal = 0;
1870
1871 kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime,
1872 &vcpu->arch.st.steal, sizeof(struct kvm_steal_time));
1873}
1874
8fe8ab46 1875int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
15c4a640 1876{
5753785f 1877 bool pr = false;
8fe8ab46
WA		 1878 u32 msr = msr_info->index;
1879 u64 data = msr_info->data;
5753785f 1880
15c4a640 1881 switch (msr) {
15c4a640 1882 case MSR_EFER:
b69e8cae 1883 return set_efer(vcpu, data);
8f1589d9
AP		 1884 case MSR_K7_HWCR:
1885 data &= ~(u64)0x40; /* ignore flush filter disable */
82494028 1886 data &= ~(u64)0x100; /* ignore ignne emulation enable */
a223c313 1887 data &= ~(u64)0x8; /* ignore TLB cache disable */
8f1589d9 1888 if (data != 0) {
a737f256
CD		 1889 vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
1890 data);
8f1589d9
AP		 1891 return 1;
1892 }
15c4a640 1893 break;
f7c6d140
AP		 1894 case MSR_FAM10H_MMIO_CONF_BASE:
1895 if (data != 0) {
a737f256
CD		 1896 vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
1897 "0x%llx\n", data);
f7c6d140
AP		 1898 return 1;
1899 }
15c4a640 1900 break;
c323c0e5 1901 case MSR_AMD64_NB_CFG:
c7ac679c 1902 break;
b5e2fec0
AG		 1903 case MSR_IA32_DEBUGCTLMSR:
1904 if (!data) {
1905 /* We support the non-activated case already */
1906 break;
1907 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
1908 /* Values other than LBR and BTF are vendor-specific,
1909 thus reserved and should throw a #GP */
1910 return 1;
1911 }
a737f256
CD		 1912 vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
1913 __func__, data);
b5e2fec0 1914 break;
15c4a640
CO		 1915 case MSR_IA32_UCODE_REV:
1916 case MSR_IA32_UCODE_WRITE:
61a6bd67 1917 case MSR_VM_HSAVE_PA:
6098ca93 1918 case MSR_AMD64_PATCH_LOADER:
15c4a640 1919 break;
9ba075a6
AK		 1920 case 0x200 ... 0x2ff:
1921 return set_msr_mtrr(vcpu, msr, data);
15c4a640
CO		 1922 case MSR_IA32_APICBASE:
1923 kvm_set_apic_base(vcpu, data);
1924 break;
0105d1a5
GN		 1925 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1926 return kvm_x2apic_msr_write(vcpu, msr, data);
a3e06bbe
LJ		 1927 case MSR_IA32_TSCDEADLINE:
1928 kvm_set_lapic_tscdeadline_msr(vcpu, data);
1929 break;
ba904635
WA		 1930 case MSR_IA32_TSC_ADJUST:
1931 if (guest_cpuid_has_tsc_adjust(vcpu)) {
1932 if (!msr_info->host_initiated) {
1933 u64 adj = data - vcpu->arch.ia32_tsc_adjust_msr;
1934 kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true);
1935 }
1936 vcpu->arch.ia32_tsc_adjust_msr = data;
1937 }
1938 break;
15c4a640 1939 case MSR_IA32_MISC_ENABLE:
ad312c7c 1940 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 1941 break;
11c6bffa 1942 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 1943 case MSR_KVM_WALL_CLOCK:
1944 vcpu->kvm->arch.wall_clock = data;
1945 kvm_write_wall_clock(vcpu->kvm, data);
1946 break;
11c6bffa 1947 case MSR_KVM_SYSTEM_TIME_NEW:
18068523 1948 case MSR_KVM_SYSTEM_TIME: {
12f9a48f 1949 kvmclock_reset(vcpu);
18068523
GOC		 1950
1951 vcpu->arch.time = data;
c285545f 1952 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
18068523
GOC		 1953
1954 /* we verify if the enable bit is set... */
1955 if (!(data & 1))
1956 break;
1957
1958 /* ...but clean it before doing the actual write */
1959 vcpu->arch.time_offset = data & ~(PAGE_MASK | 1);
1960
18068523
GOC		 1961 vcpu->arch.time_page =
1962 gfn_to_page(vcpu->kvm, data >> PAGE_SHIFT);
18068523 1963
32cad84f 1964 if (is_error_page(vcpu->arch.time_page))
18068523 1965 vcpu->arch.time_page = NULL;
32cad84f 1966
18068523
GOC		 1967 break;
1968 }
344d9588
GN		 1969 case MSR_KVM_ASYNC_PF_EN:
1970 if (kvm_pv_enable_async_pf(vcpu, data))
1971 return 1;
1972 break;
c9aaa895
GC		 1973 case MSR_KVM_STEAL_TIME:
1974
1975 if (unlikely(!sched_info_on()))
1976 return 1;
1977
1978 if (data & KVM_STEAL_RESERVED_MASK)
1979 return 1;
1980
1981 if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.st.stime,
1982 data & KVM_STEAL_VALID_BITS))
1983 return 1;
1984
1985 vcpu->arch.st.msr_val = data;
1986
1987 if (!(data & KVM_MSR_ENABLED))
1988 break;
1989
1990 vcpu->arch.st.last_steal = current->sched_info.run_delay;
1991
1992 preempt_disable();
1993 accumulate_steal_time(vcpu);
1994 preempt_enable();
1995
1996 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
1997
1998 break;
ae7a2a3f
MT		 1999 case MSR_KVM_PV_EOI_EN:
2000 if (kvm_lapic_enable_pv_eoi(vcpu, data))
2001 return 1;
2002 break;
c9aaa895 2003
890ca9ae
HY		 2004 case MSR_IA32_MCG_CTL:
2005 case MSR_IA32_MCG_STATUS:
2006 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
2007 return set_msr_mce(vcpu, msr, data);
71db6023
AP		 2008
2009 /* Performance counters are not protected by a CPUID bit,
2010 * so we should check all of them in the generic path for the sake of
2011 * cross vendor migration.
2012 * Writing a zero into the event select MSRs disables them,
2013 * which we perfectly emulate ;-). Any other value should be at least
2014 * reported, some guests depend on them.
2015 */
71db6023
AP		 2016 case MSR_K7_EVNTSEL0:
2017 case MSR_K7_EVNTSEL1:
2018 case MSR_K7_EVNTSEL2:
2019 case MSR_K7_EVNTSEL3:
2020 if (data != 0)
a737f256
CD		 2021 vcpu_unimpl(vcpu, "unimplemented perfctr wrmsr: "
2022 "0x%x data 0x%llx\n", msr, data);
71db6023
AP		 2023 break;
2024 /* at least RHEL 4 unconditionally writes to the perfctr registers,
2025 * so we ignore writes to make it happy.
2026 */
71db6023
AP		 2027 case MSR_K7_PERFCTR0:
2028 case MSR_K7_PERFCTR1:
2029 case MSR_K7_PERFCTR2:
2030 case MSR_K7_PERFCTR3:
a737f256
CD		 2031 vcpu_unimpl(vcpu, "unimplemented perfctr wrmsr: "
2032 "0x%x data 0x%llx\n", msr, data);
71db6023 2033 break;
5753785f
GN		 2034 case MSR_P6_PERFCTR0:
2035 case MSR_P6_PERFCTR1:
2036 pr = true;
2037 case MSR_P6_EVNTSEL0:
2038 case MSR_P6_EVNTSEL1:
2039 if (kvm_pmu_msr(vcpu, msr))
2040 return kvm_pmu_set_msr(vcpu, msr, data);
2041
2042 if (pr || data != 0)
a737f256
CD		 2043 vcpu_unimpl(vcpu, "disabled perfctr wrmsr: "
2044 "0x%x data 0x%llx\n", msr, data);
5753785f 2045 break;
84e0cefa
JS		 2046 case MSR_K7_CLK_CTL:
2047 /*
2048 * Ignore all writes to this no longer documented MSR.
2049 * Writes are only relevant for old K7 processors,
2050 * all pre-dating SVM, but a recommended workaround from
4a969980 2051 * AMD for these chips. It is possible to specify the
84e0cefa
JS		 2052 * affected processor models on the command line, hence
2053 * the need to ignore the workaround.
2054 */
2055 break;
55cd8e5a
GN		 2056 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
2057 if (kvm_hv_msr_partition_wide(msr)) {
2058 int r;
2059 mutex_lock(&vcpu->kvm->lock);
2060 r = set_msr_hyperv_pw(vcpu, msr, data);
2061 mutex_unlock(&vcpu->kvm->lock);
2062 return r;
2063 } else
2064 return set_msr_hyperv(vcpu, msr, data);
2065 break;
91c9c3ed 2066 case MSR_IA32_BBL_CR_CTL3:
2067 /* Drop writes to this legacy MSR -- see rdmsr
2068 * counterpart for further detail.
2069 */
a737f256 2070 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n", msr, data);
91c9c3ed 2071 break;
2b036c6b
BO		 2072 case MSR_AMD64_OSVW_ID_LENGTH:
2073 if (!guest_cpuid_has_osvw(vcpu))
2074 return 1;
2075 vcpu->arch.osvw.length = data;
2076 break;
2077 case MSR_AMD64_OSVW_STATUS:
2078 if (!guest_cpuid_has_osvw(vcpu))
2079 return 1;
2080 vcpu->arch.osvw.status = data;
2081 break;
15c4a640 2082 default:
ffde22ac
ES		 2083 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
2084 return xen_hvm_config(vcpu, data);
f5132b01
GN		 2085 if (kvm_pmu_msr(vcpu, msr))
2086 return kvm_pmu_set_msr(vcpu, msr, data);
ed85c068 2087 if (!ignore_msrs) {
a737f256
CD		 2088 vcpu_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n",
2089 msr, data);
ed85c068
AP		 2090 return 1;
2091 } else {
a737f256
CD		 2092 vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n",
2093 msr, data);
ed85c068
AP		 2094 break;
2095 }
15c4a640
CO		 2096 }
2097 return 0;
2098}
2099EXPORT_SYMBOL_GPL(kvm_set_msr_common);
2100
2101
2102/*
2103 * Reads an msr value (of 'msr_index') into 'pdata'.
2104 * Returns 0 on success, non-0 otherwise.
2105 * Assumes vcpu_load() was already called.
2106 */
2107int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
2108{
2109 return kvm_x86_ops->get_msr(vcpu, msr_index, pdata);
2110}
2111
9ba075a6
AK		 2112static int get_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
2113{
0bed3b56
SY		 2114 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
2115
9ba075a6
AK		 2116 if (!msr_mtrr_valid(msr))
2117 return 1;
2118
0bed3b56
SY		 2119 if (msr == MSR_MTRRdefType)
2120 *pdata = vcpu->arch.mtrr_state.def_type +
2121 (vcpu->arch.mtrr_state.enabled << 10);
2122 else if (msr == MSR_MTRRfix64K_00000)
2123 *pdata = p[0];
2124 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
2125 *pdata = p[1 + msr - MSR_MTRRfix16K_80000];
2126 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
2127 *pdata = p[3 + msr - MSR_MTRRfix4K_C0000];
2128 else if (msr == MSR_IA32_CR_PAT)
2129 *pdata = vcpu->arch.pat;
2130 else { /* Variable MTRRs */
2131 int idx, is_mtrr_mask;
2132 u64 *pt;
2133
2134 idx = (msr - 0x200) / 2;
2135 is_mtrr_mask = msr - 0x200 - 2 * idx;
2136 if (!is_mtrr_mask)
2137 pt =
2138 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
2139 else
2140 pt =
2141 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
2142 *pdata = *pt;
2143 }
2144
9ba075a6
AK		 2145 return 0;
2146}
2147
890ca9ae 2148static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 2149{
2150 u64 data;
890ca9ae
HY		 2151 u64 mcg_cap = vcpu->arch.mcg_cap;
2152 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 2153
2154 switch (msr) {
15c4a640
CO		 2155 case MSR_IA32_P5_MC_ADDR:
2156 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 2157 data = 0;
2158 break;
15c4a640 2159 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 2160 data = vcpu->arch.mcg_cap;
2161 break;
c7ac679c 2162 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 2163 if (!(mcg_cap & MCG_CTL_P))
2164 return 1;
2165 data = vcpu->arch.mcg_ctl;
2166 break;
2167 case MSR_IA32_MCG_STATUS:
2168 data = vcpu->arch.mcg_status;
2169 break;
2170 default:
2171 if (msr >= MSR_IA32_MC0_CTL &&
2172 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
2173 u32 offset = msr - MSR_IA32_MC0_CTL;
2174 data = vcpu->arch.mce_banks[offset];
2175 break;
2176 }
2177 return 1;
2178 }
2179 *pdata = data;
2180 return 0;
2181}
2182
55cd8e5a
GN		 2183static int get_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
2184{
2185 u64 data = 0;
2186 struct kvm *kvm = vcpu->kvm;
2187
2188 switch (msr) {
2189 case HV_X64_MSR_GUEST_OS_ID:
2190 data = kvm->arch.hv_guest_os_id;
2191 break;
2192 case HV_X64_MSR_HYPERCALL:
2193 data = kvm->arch.hv_hypercall;
2194 break;
2195 default:
a737f256 2196 vcpu_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
55cd8e5a
GN		 2197 return 1;
2198 }
2199
2200 *pdata = data;
2201 return 0;
2202}
2203
2204static int get_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
2205{
2206 u64 data = 0;
2207
2208 switch (msr) {
2209 case HV_X64_MSR_VP_INDEX: {
2210 int r;
2211 struct kvm_vcpu *v;
2212 kvm_for_each_vcpu(r, v, vcpu->kvm)
2213 if (v == vcpu)
2214 data = r;
2215 break;
2216 }
10388a07
GN		 2217 case HV_X64_MSR_EOI:
2218 return kvm_hv_vapic_msr_read(vcpu, APIC_EOI, pdata);
2219 case HV_X64_MSR_ICR:
2220 return kvm_hv_vapic_msr_read(vcpu, APIC_ICR, pdata);
2221 case HV_X64_MSR_TPR:
2222 return kvm_hv_vapic_msr_read(vcpu, APIC_TASKPRI, pdata);
14fa67ee 2223 case HV_X64_MSR_APIC_ASSIST_PAGE:
d1613ad5
MW		 2224 data = vcpu->arch.hv_vapic;
2225 break;
55cd8e5a 2226 default:
a737f256 2227 vcpu_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
55cd8e5a
GN		 2228 return 1;
2229 }
2230 *pdata = data;
2231 return 0;
2232}
2233
890ca9ae
HY		 2234int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
2235{
2236 u64 data;
2237
2238 switch (msr) {
890ca9ae 2239 case MSR_IA32_PLATFORM_ID:
15c4a640 2240 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 2241 case MSR_IA32_DEBUGCTLMSR:
2242 case MSR_IA32_LASTBRANCHFROMIP:
2243 case MSR_IA32_LASTBRANCHTOIP:
2244 case MSR_IA32_LASTINTFROMIP:
2245 case MSR_IA32_LASTINTTOIP:
60af2ecd
JSR		 2246 case MSR_K8_SYSCFG:
2247 case MSR_K7_HWCR:
61a6bd67 2248 case MSR_VM_HSAVE_PA:
9e699624 2249 case MSR_K7_EVNTSEL0:
1f3ee616 2250 case MSR_K7_PERFCTR0:
1fdbd48c 2251 case MSR_K8_INT_PENDING_MSG:
c323c0e5 2252 case MSR_AMD64_NB_CFG:
f7c6d140 2253 case MSR_FAM10H_MMIO_CONF_BASE:
15c4a640
CO		 2254 data = 0;
2255 break;
5753785f
GN		 2256 case MSR_P6_PERFCTR0:
2257 case MSR_P6_PERFCTR1:
2258 case MSR_P6_EVNTSEL0:
2259 case MSR_P6_EVNTSEL1:
2260 if (kvm_pmu_msr(vcpu, msr))
2261 return kvm_pmu_get_msr(vcpu, msr, pdata);
2262 data = 0;
2263 break;
742bc670
MT		 2264 case MSR_IA32_UCODE_REV:
2265 data = 0x100000000ULL;
2266 break;
9ba075a6
AK		 2267 case MSR_MTRRcap:
2268 data = 0x500 | KVM_NR_VAR_MTRR;
2269 break;
2270 case 0x200 ... 0x2ff:
2271 return get_msr_mtrr(vcpu, msr, pdata);
15c4a640
CO		 2272 case 0xcd: /* fsb frequency */
2273 data = 3;
2274 break;
7b914098
JS		 2275 /*
2276 * MSR_EBC_FREQUENCY_ID
2277 * Conservative value valid for even the basic CPU models.
2278 * Models 0,1: 000 in bits 23:21 indicating a bus speed of
2279 * 100MHz, model 2 000 in bits 18:16 indicating 100MHz,
2280 * and 266MHz for model 3, or 4. Set Core Clock
2281 * Frequency to System Bus Frequency Ratio to 1 (bits
2282 * 31:24) even though these are only valid for CPU
2283 * models > 2, however guests may end up dividing or
2284 * multiplying by zero otherwise.
2285 */
2286 case MSR_EBC_FREQUENCY_ID:
2287 data = 1 << 24;
2288 break;
15c4a640
CO		 2289 case MSR_IA32_APICBASE:
2290 data = kvm_get_apic_base(vcpu);
2291 break;
0105d1a5
GN		 2292 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
2293 return kvm_x2apic_msr_read(vcpu, msr, pdata);
2294 break;
a3e06bbe
LJ		 2295 case MSR_IA32_TSCDEADLINE:
2296 data = kvm_get_lapic_tscdeadline_msr(vcpu);
2297 break;
ba904635
WA		 2298 case MSR_IA32_TSC_ADJUST:
2299 data = (u64)vcpu->arch.ia32_tsc_adjust_msr;
2300 break;
15c4a640 2301 case MSR_IA32_MISC_ENABLE:
ad312c7c 2302 data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 2303 break;
847f0ad8
AG		 2304 case MSR_IA32_PERF_STATUS:
2305 /* TSC increment by tick */
2306 data = 1000ULL;
2307 /* CPU multiplier */
2308 data |= (((uint64_t)4ULL) << 40);
2309 break;
15c4a640 2310 case MSR_EFER:
f6801dff 2311 data = vcpu->arch.efer;
15c4a640 2312 break;
18068523 2313 case MSR_KVM_WALL_CLOCK:
11c6bffa 2314 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 2315 data = vcpu->kvm->arch.wall_clock;
2316 break;
2317 case MSR_KVM_SYSTEM_TIME:
11c6bffa 2318 case MSR_KVM_SYSTEM_TIME_NEW:
18068523
GOC		 2319 data = vcpu->arch.time;
2320 break;
344d9588
GN		 2321 case MSR_KVM_ASYNC_PF_EN:
2322 data = vcpu->arch.apf.msr_val;
2323 break;
c9aaa895
GC		 2324 case MSR_KVM_STEAL_TIME:
2325 data = vcpu->arch.st.msr_val;
2326 break;
1d92128f
MT		 2327 case MSR_KVM_PV_EOI_EN:
2328 data = vcpu->arch.pv_eoi.msr_val;
2329 break;
890ca9ae
HY		 2330 case MSR_IA32_P5_MC_ADDR:
2331 case MSR_IA32_P5_MC_TYPE:
2332 case MSR_IA32_MCG_CAP:
2333 case MSR_IA32_MCG_CTL:
2334 case MSR_IA32_MCG_STATUS:
2335 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
2336 return get_msr_mce(vcpu, msr, pdata);
84e0cefa
JS		 2337 case MSR_K7_CLK_CTL:
2338 /*
2339 * Provide expected ramp-up count for K7. All other
2340 * are set to zero, indicating minimum divisors for
2341 * every field.
2342 *
2343 * This prevents guest kernels on AMD host with CPU
2344 * type 6, model 8 and higher from exploding due to
2345 * the rdmsr failing.
2346 */
2347 data = 0x20000000;
2348 break;
55cd8e5a
GN		 2349 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
2350 if (kvm_hv_msr_partition_wide(msr)) {
2351 int r;
2352 mutex_lock(&vcpu->kvm->lock);
2353 r = get_msr_hyperv_pw(vcpu, msr, pdata);
2354 mutex_unlock(&vcpu->kvm->lock);
2355 return r;
2356 } else
2357 return get_msr_hyperv(vcpu, msr, pdata);
2358 break;
91c9c3ed 2359 case MSR_IA32_BBL_CR_CTL3:
2360 /* This legacy MSR exists but isn't fully documented in current
2361 * silicon. It is however accessed by winxp in very narrow
2362 * scenarios where it sets bit #19, itself documented as
2363 * a "reserved" bit. Best effort attempt to source coherent
2364 * read data here should the balance of the register be
2365 * interpreted by the guest:
2366 *
2367 * L2 cache control register 3: 64GB range, 256KB size,
2368 * enabled, latency 0x1, configured
2369 */
2370 data = 0xbe702111;
2371 break;
2b036c6b
BO		 2372 case MSR_AMD64_OSVW_ID_LENGTH:
2373 if (!guest_cpuid_has_osvw(vcpu))
2374 return 1;
2375 data = vcpu->arch.osvw.length;
2376 break;
2377 case MSR_AMD64_OSVW_STATUS:
2378 if (!guest_cpuid_has_osvw(vcpu))
2379 return 1;
2380 data = vcpu->arch.osvw.status;
2381 break;
15c4a640 2382 default:
f5132b01
GN		 2383 if (kvm_pmu_msr(vcpu, msr))
2384 return kvm_pmu_get_msr(vcpu, msr, pdata);
ed85c068 2385 if (!ignore_msrs) {
a737f256 2386 vcpu_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr);
ed85c068
AP		 2387 return 1;
2388 } else {
a737f256 2389 vcpu_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr);
ed85c068
AP		 2390 data = 0;
2391 }
2392 break;
15c4a640
CO		 2393 }
2394 *pdata = data;
2395 return 0;
2396}
2397EXPORT_SYMBOL_GPL(kvm_get_msr_common);
2398
313a3dc7
CO		 2399/*
2400 * Read or write a bunch of msrs. All parameters are kernel addresses.
2401 *
2402 * @return number of msrs set successfully.
2403 */
2404static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
2405 struct kvm_msr_entry *entries,
2406 int (*do_msr)(struct kvm_vcpu *vcpu,
2407 unsigned index, u64 *data))
2408{
f656ce01 2409 int i, idx;
313a3dc7 2410
f656ce01 2411 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 2412 for (i = 0; i < msrs->nmsrs; ++i)
2413 if (do_msr(vcpu, entries[i].index, &entries[i].data))
2414 break;
f656ce01 2415 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7 2416
313a3dc7
CO		 2417 return i;
2418}
2419
2420/*
2421 * Read or write a bunch of msrs. Parameters are user addresses.
2422 *
2423 * @return number of msrs set successfully.
2424 */
2425static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
2426 int (*do_msr)(struct kvm_vcpu *vcpu,
2427 unsigned index, u64 *data),
2428 int writeback)
2429{
2430 struct kvm_msrs msrs;
2431 struct kvm_msr_entry *entries;
2432 int r, n;
2433 unsigned size;
2434
2435 r = -EFAULT;
2436 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
2437 goto out;
2438
2439 r = -E2BIG;
2440 if (msrs.nmsrs >= MAX_IO_MSRS)
2441 goto out;
2442
313a3dc7 2443 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
ff5c2c03
SL		 2444 entries = memdup_user(user_msrs->entries, size);
2445 if (IS_ERR(entries)) {
2446 r = PTR_ERR(entries);
313a3dc7 2447 goto out;
ff5c2c03 2448 }
313a3dc7
CO		 2449
2450 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
2451 if (r < 0)
2452 goto out_free;
2453
2454 r = -EFAULT;
2455 if (writeback && copy_to_user(user_msrs->entries, entries, size))
2456 goto out_free;
2457
2458 r = n;
2459
2460out_free:
7a73c028 2461 kfree(entries);
313a3dc7
CO		 2462out:
2463 return r;
2464}
2465
018d00d2
ZX		 2466int kvm_dev_ioctl_check_extension(long ext)
2467{
2468 int r;
2469
2470 switch (ext) {
2471 case KVM_CAP_IRQCHIP:
2472 case KVM_CAP_HLT:
2473 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 2474 case KVM_CAP_SET_TSS_ADDR:
07716717 2475 case KVM_CAP_EXT_CPUID:
c8076604 2476 case KVM_CAP_CLOCKSOURCE:
7837699f 2477 case KVM_CAP_PIT:
a28e4f5a 2478 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 2479 case KVM_CAP_MP_STATE:
ed848624 2480 case KVM_CAP_SYNC_MMU:
a355c85c 2481 case KVM_CAP_USER_NMI:
52d939a0 2482 case KVM_CAP_REINJECT_CONTROL:
4925663a 2483 case KVM_CAP_IRQ_INJECT_STATUS:
e56d532f 2484 case KVM_CAP_ASSIGN_DEV_IRQ:
721eecbf 2485 case KVM_CAP_IRQFD:
d34e6b17 2486 case KVM_CAP_IOEVENTFD:
c5ff41ce 2487 case KVM_CAP_PIT2:
e9f42757 2488 case KVM_CAP_PIT_STATE2:
b927a3ce 2489 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 2490 case KVM_CAP_XEN_HVM:
afbcf7ab 2491 case KVM_CAP_ADJUST_CLOCK:
3cfc3092 2492 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 2493 case KVM_CAP_HYPERV:
10388a07 2494 case KVM_CAP_HYPERV_VAPIC:
c25bc163 2495 case KVM_CAP_HYPERV_SPIN:
ab9f4ecb 2496 case KVM_CAP_PCI_SEGMENT:
a1efbe77 2497 case KVM_CAP_DEBUGREGS:
d2be1651 2498 case KVM_CAP_X86_ROBUST_SINGLESTEP:
2d5b5a66 2499 case KVM_CAP_XSAVE:
344d9588 2500 case KVM_CAP_ASYNC_PF:
92a1f12d 2501 case KVM_CAP_GET_TSC_KHZ:
07700a94 2502 case KVM_CAP_PCI_2_3:
1c0b28c2 2503 case KVM_CAP_KVMCLOCK_CTRL:
4d8b81ab 2504 case KVM_CAP_READONLY_MEM:
7a84428a 2505 case KVM_CAP_IRQFD_RESAMPLE:
018d00d2
ZX		 2506 r = 1;
2507 break;
542472b5
LV		 2508 case KVM_CAP_COALESCED_MMIO:
2509 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
2510 break;
774ead3a
AK		 2511 case KVM_CAP_VAPIC:
2512 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
2513 break;
f725230a 2514 case KVM_CAP_NR_VCPUS:
8c3ba334
SL		 2515 r = KVM_SOFT_MAX_VCPUS;
2516 break;
2517 case KVM_CAP_MAX_VCPUS:
f725230a
AK		 2518 r = KVM_MAX_VCPUS;
2519 break;
a988b910 2520 case KVM_CAP_NR_MEMSLOTS:
bbacc0c1 2521 r = KVM_USER_MEM_SLOTS;
a988b910 2522 break;
a68a6a72
MT		 2523 case KVM_CAP_PV_MMU: /* obsolete */
2524 r = 0;
2f333bcb 2525 break;
62c476c7 2526 case KVM_CAP_IOMMU:
a1b60c1c 2527 r = iommu_present(&pci_bus_type);
62c476c7 2528 break;
890ca9ae
HY		 2529 case KVM_CAP_MCE:
2530 r = KVM_MAX_MCE_BANKS;
2531 break;
2d5b5a66
SY		 2532 case KVM_CAP_XCRS:
2533 r = cpu_has_xsave;
2534 break;
92a1f12d
JR		 2535 case KVM_CAP_TSC_CONTROL:
2536 r = kvm_has_tsc_control;
2537 break;
4d25a066
JK		 2538 case KVM_CAP_TSC_DEADLINE_TIMER:
2539 r = boot_cpu_has(X86_FEATURE_TSC_DEADLINE_TIMER);
2540 break;
018d00d2
ZX		 2541 default:
2542 r = 0;
2543 break;
2544 }
2545 return r;
2546
2547}
2548
043405e1
CO		 2549long kvm_arch_dev_ioctl(struct file *filp,
2550 unsigned int ioctl, unsigned long arg)
2551{
2552 void __user *argp = (void __user *)arg;
2553 long r;
2554
2555 switch (ioctl) {
2556 case KVM_GET_MSR_INDEX_LIST: {
2557 struct kvm_msr_list __user *user_msr_list = argp;
2558 struct kvm_msr_list msr_list;
2559 unsigned n;
2560
2561 r = -EFAULT;
2562 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
2563 goto out;
2564 n = msr_list.nmsrs;
2565 msr_list.nmsrs = num_msrs_to_save + ARRAY_SIZE(emulated_msrs);
2566 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
2567 goto out;
2568 r = -E2BIG;
e125e7b6 2569 if (n < msr_list.nmsrs)
043405e1
CO		 2570 goto out;
2571 r = -EFAULT;
2572 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
2573 num_msrs_to_save * sizeof(u32)))
2574 goto out;
e125e7b6 2575 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1
CO		 2576 &emulated_msrs,
2577 ARRAY_SIZE(emulated_msrs) * sizeof(u32)))
2578 goto out;
2579 r = 0;
2580 break;
2581 }
674eea0f
AK		 2582 case KVM_GET_SUPPORTED_CPUID: {
2583 struct kvm_cpuid2 __user *cpuid_arg = argp;
2584 struct kvm_cpuid2 cpuid;
2585
2586 r = -EFAULT;
2587 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2588 goto out;
2589 r = kvm_dev_ioctl_get_supported_cpuid(&cpuid,
19355475 2590 cpuid_arg->entries);
674eea0f
AK		 2591 if (r)
2592 goto out;
2593
2594 r = -EFAULT;
2595 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2596 goto out;
2597 r = 0;
2598 break;
2599 }
890ca9ae
HY		 2600 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
2601 u64 mce_cap;
2602
2603 mce_cap = KVM_MCE_CAP_SUPPORTED;
2604 r = -EFAULT;
2605 if (copy_to_user(argp, &mce_cap, sizeof mce_cap))
2606 goto out;
2607 r = 0;
2608 break;
2609 }
043405e1
CO		 2610 default:
2611 r = -EINVAL;
2612 }
2613out:
2614 return r;
2615}
2616
f5f48ee1
SY		 2617static void wbinvd_ipi(void *garbage)
2618{
2619 wbinvd();
2620}
2621
2622static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu)
2623{
2624 return vcpu->kvm->arch.iommu_domain &&
2625 !(vcpu->kvm->arch.iommu_flags & KVM_IOMMU_CACHE_COHERENCY);
2626}
2627
313a3dc7
CO		 2628void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
2629{
f5f48ee1
SY		 2630 /* Address WBINVD may be executed by guest */
2631 if (need_emulate_wbinvd(vcpu)) {
2632 if (kvm_x86_ops->has_wbinvd_exit())
2633 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
2634 else if (vcpu->cpu != -1 && vcpu->cpu != cpu)
2635 smp_call_function_single(vcpu->cpu,
2636 wbinvd_ipi, NULL, 1);
2637 }
2638
313a3dc7 2639 kvm_x86_ops->vcpu_load(vcpu, cpu);
8f6055cb 2640
0dd6a6ed
ZA		 2641 /* Apply any externally detected TSC adjustments (due to suspend) */
2642 if (unlikely(vcpu->arch.tsc_offset_adjustment)) {
2643 adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment);
2644 vcpu->arch.tsc_offset_adjustment = 0;
2645 set_bit(KVM_REQ_CLOCK_UPDATE, &vcpu->requests);
2646 }
8f6055cb 2647
48434c20 2648 if (unlikely(vcpu->cpu != cpu) || check_tsc_unstable()) {
6f526ec5
ZA		 2649 s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 :
2650 native_read_tsc() - vcpu->arch.last_host_tsc;
e48672fa
ZA		 2651 if (tsc_delta < 0)
2652 mark_tsc_unstable("KVM discovered backwards TSC");
c285545f 2653 if (check_tsc_unstable()) {
b183aa58
ZA		 2654 u64 offset = kvm_x86_ops->compute_tsc_offset(vcpu,
2655 vcpu->arch.last_guest_tsc);
2656 kvm_x86_ops->write_tsc_offset(vcpu, offset);
c285545f 2657 vcpu->arch.tsc_catchup = 1;
c285545f 2658 }
d98d07ca
MT		 2659 /*
2660 * On a host with synchronized TSC, there is no need to update
2661 * kvmclock on vcpu->cpu migration
2662 */
2663 if (!vcpu->kvm->arch.use_master_clock || vcpu->cpu == -1)
2664 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
c285545f
ZA		 2665 if (vcpu->cpu != cpu)
2666 kvm_migrate_timers(vcpu);
e48672fa 2667 vcpu->cpu = cpu;
6b7d7e76 2668 }
c9aaa895
GC		 2669
2670 accumulate_steal_time(vcpu);
2671 kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu);
313a3dc7
CO		 2672}
2673
2674void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
2675{
02daab21 2676 kvm_x86_ops->vcpu_put(vcpu);
1c11e713 2677 kvm_put_guest_fpu(vcpu);
6f526ec5 2678 vcpu->arch.last_host_tsc = native_read_tsc();
313a3dc7
CO		 2679}
2680
313a3dc7
CO		 2681static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2682 struct kvm_lapic_state *s)
2683{
ad312c7c 2684 memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s);
313a3dc7
CO		 2685
2686 return 0;
2687}
2688
2689static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2690 struct kvm_lapic_state *s)
2691{
64eb0620 2692 kvm_apic_post_state_restore(vcpu, s);
cb142eb7 2693 update_cr8_intercept(vcpu);
313a3dc7
CO		 2694
2695 return 0;
2696}
2697
f77bc6a4
ZX		 2698static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2699 struct kvm_interrupt *irq)
2700{
a50abc3b 2701 if (irq->irq < 0 || irq->irq >= KVM_NR_INTERRUPTS)
f77bc6a4
ZX		 2702 return -EINVAL;
2703 if (irqchip_in_kernel(vcpu->kvm))
2704 return -ENXIO;
f77bc6a4 2705
66fd3f7f 2706 kvm_queue_interrupt(vcpu, irq->irq, false);
3842d135 2707 kvm_make_request(KVM_REQ_EVENT, vcpu);
f77bc6a4 2708
f77bc6a4
ZX		 2709 return 0;
2710}
2711
c4abb7c9
JK		 2712static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2713{
c4abb7c9 2714 kvm_inject_nmi(vcpu);
c4abb7c9
JK		 2715
2716 return 0;
2717}
2718
b209749f
AK		 2719static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2720 struct kvm_tpr_access_ctl *tac)
2721{
2722 if (tac->flags)
2723 return -EINVAL;
2724 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2725 return 0;
2726}
2727
890ca9ae
HY		 2728static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2729 u64 mcg_cap)
2730{
2731 int r;
2732 unsigned bank_num = mcg_cap & 0xff, bank;
2733
2734 r = -EINVAL;
a9e38c3e 2735 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae
HY		 2736 goto out;
2737 if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000))
2738 goto out;
2739 r = 0;
2740 vcpu->arch.mcg_cap = mcg_cap;
2741 /* Init IA32_MCG_CTL to all 1s */
2742 if (mcg_cap & MCG_CTL_P)
2743 vcpu->arch.mcg_ctl = ~(u64)0;
2744 /* Init IA32_MCi_CTL to all 1s */
2745 for (bank = 0; bank < bank_num; bank++)
2746 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
2747out:
2748 return r;
2749}
2750
2751static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2752 struct kvm_x86_mce *mce)
2753{
2754 u64 mcg_cap = vcpu->arch.mcg_cap;
2755 unsigned bank_num = mcg_cap & 0xff;
2756 u64 *banks = vcpu->arch.mce_banks;
2757
2758 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2759 return -EINVAL;
2760 /*
2761 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2762 * reporting is disabled
2763 */
2764 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
2765 vcpu->arch.mcg_ctl != ~(u64)0)
2766 return 0;
2767 banks += 4 * mce->bank;
2768 /*
2769 * if IA32_MCi_CTL is not all 1s, the uncorrected error
2770 * reporting is disabled for the bank
2771 */
2772 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
2773 return 0;
2774 if (mce->status & MCI_STATUS_UC) {
2775 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 2776 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
a8eeb04a 2777 kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu);
890ca9ae
HY		 2778 return 0;
2779 }
2780 if (banks[1] & MCI_STATUS_VAL)
2781 mce->status |= MCI_STATUS_OVER;
2782 banks[2] = mce->addr;
2783 banks[3] = mce->misc;
2784 vcpu->arch.mcg_status = mce->mcg_status;
2785 banks[1] = mce->status;
2786 kvm_queue_exception(vcpu, MC_VECTOR);
2787 } else if (!(banks[1] & MCI_STATUS_VAL)
2788 || !(banks[1] & MCI_STATUS_UC)) {
2789 if (banks[1] & MCI_STATUS_VAL)
2790 mce->status |= MCI_STATUS_OVER;
2791 banks[2] = mce->addr;
2792 banks[3] = mce->misc;
2793 banks[1] = mce->status;
2794 } else
2795 banks[1] |= MCI_STATUS_OVER;
2796 return 0;
2797}
2798
3cfc3092
JK		 2799static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
2800 struct kvm_vcpu_events *events)
2801{
7460fb4a 2802 process_nmi(vcpu);
03b82a30
JK		 2803 events->exception.injected =
2804 vcpu->arch.exception.pending &&
2805 !kvm_exception_is_soft(vcpu->arch.exception.nr);
3cfc3092
JK		 2806 events->exception.nr = vcpu->arch.exception.nr;
2807 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
97e69aa6 2808 events->exception.pad = 0;
3cfc3092
JK		 2809 events->exception.error_code = vcpu->arch.exception.error_code;
2810
03b82a30
JK		 2811 events->interrupt.injected =
2812 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
3cfc3092 2813 events->interrupt.nr = vcpu->arch.interrupt.nr;
03b82a30 2814 events->interrupt.soft = 0;
48005f64
JK		 2815 events->interrupt.shadow =
2816 kvm_x86_ops->get_interrupt_shadow(vcpu,
2817 KVM_X86_SHADOW_INT_MOV_SS | KVM_X86_SHADOW_INT_STI);
3cfc3092
JK		 2818
2819 events->nmi.injected = vcpu->arch.nmi_injected;
7460fb4a 2820 events->nmi.pending = vcpu->arch.nmi_pending != 0;
3cfc3092 2821 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
97e69aa6 2822 events->nmi.pad = 0;
3cfc3092
JK		 2823
2824 events->sipi_vector = vcpu->arch.sipi_vector;
2825
dab4b911 2826 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64
JK		 2827 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2828 | KVM_VCPUEVENT_VALID_SHADOW);
97e69aa6 2829 memset(&events->reserved, 0, sizeof(events->reserved));
3cfc3092
JK		 2830}
2831
2832static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
2833 struct kvm_vcpu_events *events)
2834{
dab4b911 2835 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64
JK		 2836 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2837 | KVM_VCPUEVENT_VALID_SHADOW))
3cfc3092
JK		 2838 return -EINVAL;
2839
7460fb4a 2840 process_nmi(vcpu);
3cfc3092
JK		 2841 vcpu->arch.exception.pending = events->exception.injected;
2842 vcpu->arch.exception.nr = events->exception.nr;
2843 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
2844 vcpu->arch.exception.error_code = events->exception.error_code;
2845
2846 vcpu->arch.interrupt.pending = events->interrupt.injected;
2847 vcpu->arch.interrupt.nr = events->interrupt.nr;
2848 vcpu->arch.interrupt.soft = events->interrupt.soft;
48005f64
JK		 2849 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
2850 kvm_x86_ops->set_interrupt_shadow(vcpu,
2851 events->interrupt.shadow);
3cfc3092
JK		 2852
2853 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 2854 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
2855 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 2856 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
2857
dab4b911
JK		 2858 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR)
2859 vcpu->arch.sipi_vector = events->sipi_vector;
3cfc3092 2860
3842d135
AK		 2861 kvm_make_request(KVM_REQ_EVENT, vcpu);
2862
3cfc3092
JK		 2863 return 0;
2864}
2865
a1efbe77
JK		 2866static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
2867 struct kvm_debugregs *dbgregs)
2868{
a1efbe77
JK		 2869 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
2870 dbgregs->dr6 = vcpu->arch.dr6;
2871 dbgregs->dr7 = vcpu->arch.dr7;
2872 dbgregs->flags = 0;
97e69aa6 2873 memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved));
a1efbe77
JK		 2874}
2875
2876static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
2877 struct kvm_debugregs *dbgregs)
2878{
2879 if (dbgregs->flags)
2880 return -EINVAL;
2881
a1efbe77
JK		 2882 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
2883 vcpu->arch.dr6 = dbgregs->dr6;
2884 vcpu->arch.dr7 = dbgregs->dr7;
2885
a1efbe77
JK		 2886 return 0;
2887}
2888
2d5b5a66
SY		 2889static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu,
2890 struct kvm_xsave *guest_xsave)
2891{
2892 if (cpu_has_xsave)
2893 memcpy(guest_xsave->region,
2894 &vcpu->arch.guest_fpu.state->xsave,
f45755b8 2895 xstate_size);
2d5b5a66
SY		 2896 else {
2897 memcpy(guest_xsave->region,
2898 &vcpu->arch.guest_fpu.state->fxsave,
2899 sizeof(struct i387_fxsave_struct));
2900 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] =
2901 XSTATE_FPSSE;
2902 }
2903}
2904
2905static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu,
2906 struct kvm_xsave *guest_xsave)
2907{
2908 u64 xstate_bv =
2909 *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)];
2910
2911 if (cpu_has_xsave)
2912 memcpy(&vcpu->arch.guest_fpu.state->xsave,
f45755b8 2913 guest_xsave->region, xstate_size);
2d5b5a66
SY		 2914 else {
2915 if (xstate_bv & ~XSTATE_FPSSE)
2916 return -EINVAL;
2917 memcpy(&vcpu->arch.guest_fpu.state->fxsave,
2918 guest_xsave->region, sizeof(struct i387_fxsave_struct));
2919 }
2920 return 0;
2921}
2922
2923static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu,
2924 struct kvm_xcrs *guest_xcrs)
2925{
2926 if (!cpu_has_xsave) {
2927 guest_xcrs->nr_xcrs = 0;
2928 return;
2929 }
2930
2931 guest_xcrs->nr_xcrs = 1;
2932 guest_xcrs->flags = 0;
2933 guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK;
2934 guest_xcrs->xcrs[0].value = vcpu->arch.xcr0;
2935}
2936
2937static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu,
2938 struct kvm_xcrs *guest_xcrs)
2939{
2940 int i, r = 0;
2941
2942 if (!cpu_has_xsave)
2943 return -EINVAL;
2944
2945 if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags)
2946 return -EINVAL;
2947
2948 for (i = 0; i < guest_xcrs->nr_xcrs; i++)
2949 /* Only support XCR0 currently */
2950 if (guest_xcrs->xcrs[0].xcr == XCR_XFEATURE_ENABLED_MASK) {
2951 r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK,
2952 guest_xcrs->xcrs[0].value);
2953 break;
2954 }
2955 if (r)
2956 r = -EINVAL;
2957 return r;
2958}
2959
1c0b28c2
EM		 2960/*
2961 * kvm_set_guest_paused() indicates to the guest kernel that it has been
2962 * stopped by the hypervisor. This function will be called from the host only.
2963 * EINVAL is returned when the host attempts to set the flag for a guest that
2964 * does not support pv clocks.
2965 */
2966static int kvm_set_guest_paused(struct kvm_vcpu *vcpu)
2967{
1c0b28c2
EM		 2968 if (!vcpu->arch.time_page)
2969 return -EINVAL;
51d59c6b 2970 vcpu->arch.pvclock_set_guest_stopped_request = true;
1c0b28c2
EM		 2971 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
2972 return 0;
2973}
2974
313a3dc7
CO		 2975long kvm_arch_vcpu_ioctl(struct file *filp,
2976 unsigned int ioctl, unsigned long arg)
2977{
2978 struct kvm_vcpu *vcpu = filp->private_data;
2979 void __user *argp = (void __user *)arg;
2980 int r;
d1ac91d8
AK		 2981 union {
2982 struct kvm_lapic_state *lapic;
2983 struct kvm_xsave *xsave;
2984 struct kvm_xcrs *xcrs;
2985 void *buffer;
2986 } u;
2987
2988 u.buffer = NULL;
313a3dc7
CO		 2989 switch (ioctl) {
2990 case KVM_GET_LAPIC: {
2204ae3c
MT		 2991 r = -EINVAL;
2992 if (!vcpu->arch.apic)
2993 goto out;
d1ac91d8 2994 u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 2995
b772ff36 2996 r = -ENOMEM;
d1ac91d8 2997 if (!u.lapic)
b772ff36 2998 goto out;
d1ac91d8 2999 r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic);
313a3dc7
CO		 3000 if (r)
3001 goto out;
3002 r = -EFAULT;
d1ac91d8 3003 if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 3004 goto out;
3005 r = 0;
3006 break;
3007 }
3008 case KVM_SET_LAPIC: {
2204ae3c
MT		 3009 r = -EINVAL;
3010 if (!vcpu->arch.apic)
3011 goto out;
ff5c2c03 3012 u.lapic = memdup_user(argp, sizeof(*u.lapic));
18595411
GC		 3013 if (IS_ERR(u.lapic))
3014 return PTR_ERR(u.lapic);
ff5c2c03 3015
d1ac91d8 3016 r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic);
313a3dc7
CO		 3017 break;
3018 }
f77bc6a4
ZX		 3019 case KVM_INTERRUPT: {
3020 struct kvm_interrupt irq;
3021
3022 r = -EFAULT;
3023 if (copy_from_user(&irq, argp, sizeof irq))
3024 goto out;
3025 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
f77bc6a4
ZX		 3026 break;
3027 }
c4abb7c9
JK		 3028 case KVM_NMI: {
3029 r = kvm_vcpu_ioctl_nmi(vcpu);
c4abb7c9
JK		 3030 break;
3031 }
313a3dc7
CO		 3032 case KVM_SET_CPUID: {
3033 struct kvm_cpuid __user *cpuid_arg = argp;
3034 struct kvm_cpuid cpuid;
3035
3036 r = -EFAULT;
3037 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3038 goto out;
3039 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
313a3dc7
CO		 3040 break;
3041 }
07716717
DK		 3042 case KVM_SET_CPUID2: {
3043 struct kvm_cpuid2 __user *cpuid_arg = argp;
3044 struct kvm_cpuid2 cpuid;
3045
3046 r = -EFAULT;
3047 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3048 goto out;
3049 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 3050 cpuid_arg->entries);
07716717
DK		 3051 break;
3052 }
3053 case KVM_GET_CPUID2: {
3054 struct kvm_cpuid2 __user *cpuid_arg = argp;
3055 struct kvm_cpuid2 cpuid;
3056
3057 r = -EFAULT;
3058 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
3059 goto out;
3060 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 3061 cpuid_arg->entries);
07716717
DK		 3062 if (r)
3063 goto out;
3064 r = -EFAULT;
3065 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
3066 goto out;
3067 r = 0;
3068 break;
3069 }
313a3dc7
CO		 3070 case KVM_GET_MSRS:
3071 r = msr_io(vcpu, argp, kvm_get_msr, 1);
3072 break;
3073 case KVM_SET_MSRS:
3074 r = msr_io(vcpu, argp, do_set_msr, 0);
3075 break;
b209749f
AK		 3076 case KVM_TPR_ACCESS_REPORTING: {
3077 struct kvm_tpr_access_ctl tac;
3078
3079 r = -EFAULT;
3080 if (copy_from_user(&tac, argp, sizeof tac))
3081 goto out;
3082 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
3083 if (r)
3084 goto out;
3085 r = -EFAULT;
3086 if (copy_to_user(argp, &tac, sizeof tac))
3087 goto out;
3088 r = 0;
3089 break;
3090 };
b93463aa
AK		 3091 case KVM_SET_VAPIC_ADDR: {
3092 struct kvm_vapic_addr va;
3093
3094 r = -EINVAL;
3095 if (!irqchip_in_kernel(vcpu->kvm))
3096 goto out;
3097 r = -EFAULT;
3098 if (copy_from_user(&va, argp, sizeof va))
3099 goto out;
3100 r = 0;
3101 kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
3102 break;
3103 }
890ca9ae
HY		 3104 case KVM_X86_SETUP_MCE: {
3105 u64 mcg_cap;
3106
3107 r = -EFAULT;
3108 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
3109 goto out;
3110 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
3111 break;
3112 }
3113 case KVM_X86_SET_MCE: {
3114 struct kvm_x86_mce mce;
3115
3116 r = -EFAULT;
3117 if (copy_from_user(&mce, argp, sizeof mce))
3118 goto out;
3119 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
3120 break;
3121 }
3cfc3092
JK		 3122 case KVM_GET_VCPU_EVENTS: {
3123 struct kvm_vcpu_events events;
3124
3125 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
3126
3127 r = -EFAULT;
3128 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
3129 break;
3130 r = 0;
3131 break;
3132 }
3133 case KVM_SET_VCPU_EVENTS: {
3134 struct kvm_vcpu_events events;
3135
3136 r = -EFAULT;
3137 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
3138 break;
3139
3140 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
3141 break;
3142 }
a1efbe77
JK		 3143 case KVM_GET_DEBUGREGS: {
3144 struct kvm_debugregs dbgregs;
3145
3146 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
3147
3148 r = -EFAULT;
3149 if (copy_to_user(argp, &dbgregs,
3150 sizeof(struct kvm_debugregs)))
3151 break;
3152 r = 0;
3153 break;
3154 }
3155 case KVM_SET_DEBUGREGS: {
3156 struct kvm_debugregs dbgregs;
3157
3158 r = -EFAULT;
3159 if (copy_from_user(&dbgregs, argp,
3160 sizeof(struct kvm_debugregs)))
3161 break;
3162
3163 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
3164 break;
3165 }
2d5b5a66 3166 case KVM_GET_XSAVE: {
d1ac91d8 3167 u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL);
2d5b5a66 3168 r = -ENOMEM;
d1ac91d8 3169 if (!u.xsave)
2d5b5a66
SY		 3170 break;
3171
d1ac91d8 3172 kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3173
3174 r = -EFAULT;
d1ac91d8 3175 if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave)))
2d5b5a66
SY		 3176 break;
3177 r = 0;
3178 break;
3179 }
3180 case KVM_SET_XSAVE: {
ff5c2c03 3181 u.xsave = memdup_user(argp, sizeof(*u.xsave));
18595411
GC		 3182 if (IS_ERR(u.xsave))
3183 return PTR_ERR(u.xsave);
2d5b5a66 3184
d1ac91d8 3185 r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave);
2d5b5a66
SY		 3186 break;
3187 }
3188 case KVM_GET_XCRS: {
d1ac91d8 3189 u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL);
2d5b5a66 3190 r = -ENOMEM;
d1ac91d8 3191 if (!u.xcrs)
2d5b5a66
SY		 3192 break;
3193
d1ac91d8 3194 kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3195
3196 r = -EFAULT;
d1ac91d8 3197 if (copy_to_user(argp, u.xcrs,
2d5b5a66
SY		 3198 sizeof(struct kvm_xcrs)))
3199 break;
3200 r = 0;
3201 break;
3202 }
3203 case KVM_SET_XCRS: {
ff5c2c03 3204 u.xcrs = memdup_user(argp, sizeof(*u.xcrs));
18595411
GC		 3205 if (IS_ERR(u.xcrs))
3206 return PTR_ERR(u.xcrs);
2d5b5a66 3207
d1ac91d8 3208 r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs);
2d5b5a66
SY		 3209 break;
3210 }
92a1f12d
JR		 3211 case KVM_SET_TSC_KHZ: {
3212 u32 user_tsc_khz;
3213
3214 r = -EINVAL;
92a1f12d
JR		 3215 user_tsc_khz = (u32)arg;
3216
3217 if (user_tsc_khz >= kvm_max_guest_tsc_khz)
3218 goto out;
3219
cc578287
ZA		 3220 if (user_tsc_khz == 0)
3221 user_tsc_khz = tsc_khz;
3222
3223 kvm_set_tsc_khz(vcpu, user_tsc_khz);
92a1f12d
JR		 3224
3225 r = 0;
3226 goto out;
3227 }
3228 case KVM_GET_TSC_KHZ: {
cc578287 3229 r = vcpu->arch.virtual_tsc_khz;
92a1f12d
JR		 3230 goto out;
3231 }
1c0b28c2
EM		 3232 case KVM_KVMCLOCK_CTRL: {
3233 r = kvm_set_guest_paused(vcpu);
3234 goto out;
3235 }
313a3dc7
CO		 3236 default:
3237 r = -EINVAL;
3238 }
3239out:
d1ac91d8 3240 kfree(u.buffer);
313a3dc7
CO		 3241 return r;
3242}
3243
5b1c1493
CO		 3244int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf)
3245{
3246 return VM_FAULT_SIGBUS;
3247}
3248
1fe779f8
CO		 3249static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
3250{
3251 int ret;
3252
3253 if (addr > (unsigned int)(-3 * PAGE_SIZE))
951179ce 3254 return -EINVAL;
1fe779f8
CO		 3255 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
3256 return ret;
3257}
3258
b927a3ce
SY		 3259static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
3260 u64 ident_addr)
3261{
3262 kvm->arch.ept_identity_map_addr = ident_addr;
3263 return 0;
3264}
3265
1fe779f8
CO		 3266static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
3267 u32 kvm_nr_mmu_pages)
3268{
3269 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
3270 return -EINVAL;
3271
79fac95e 3272 mutex_lock(&kvm->slots_lock);
1fe779f8
CO		 3273
3274 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 3275 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 3276
79fac95e 3277 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 3278 return 0;
3279}
3280
3281static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
3282{
39de71ec 3283 return kvm->arch.n_max_mmu_pages;
1fe779f8
CO		 3284}
3285
1fe779f8
CO		 3286static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3287{
3288 int r;
3289
3290 r = 0;
3291 switch (chip->chip_id) {
3292 case KVM_IRQCHIP_PIC_MASTER:
3293 memcpy(&chip->chip.pic,
3294 &pic_irqchip(kvm)->pics[0],
3295 sizeof(struct kvm_pic_state));
3296 break;
3297 case KVM_IRQCHIP_PIC_SLAVE:
3298 memcpy(&chip->chip.pic,
3299 &pic_irqchip(kvm)->pics[1],
3300 sizeof(struct kvm_pic_state));
3301 break;
3302 case KVM_IRQCHIP_IOAPIC:
eba0226b 3303 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3304 break;
3305 default:
3306 r = -EINVAL;
3307 break;
3308 }
3309 return r;
3310}
3311
3312static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
3313{
3314 int r;
3315
3316 r = 0;
3317 switch (chip->chip_id) {
3318 case KVM_IRQCHIP_PIC_MASTER:
f4f51050 3319 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3320 memcpy(&pic_irqchip(kvm)->pics[0],
3321 &chip->chip.pic,
3322 sizeof(struct kvm_pic_state));
f4f51050 3323 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3324 break;
3325 case KVM_IRQCHIP_PIC_SLAVE:
f4f51050 3326 spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3327 memcpy(&pic_irqchip(kvm)->pics[1],
3328 &chip->chip.pic,
3329 sizeof(struct kvm_pic_state));
f4f51050 3330 spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 3331 break;
3332 case KVM_IRQCHIP_IOAPIC:
eba0226b 3333 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 3334 break;
3335 default:
3336 r = -EINVAL;
3337 break;
3338 }
3339 kvm_pic_update_irq(pic_irqchip(kvm));
3340 return r;
3341}
3342
e0f63cb9
SY		 3343static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3344{
3345 int r = 0;
3346
894a9c55 3347 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 3348 memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state));
894a9c55 3349 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 3350 return r;
3351}
3352
3353static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
3354{
3355 int r = 0;
3356
894a9c55 3357 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 3358 memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state));
e9f42757
BK		 3359 kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0);
3360 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
3361 return r;
3362}
3363
3364static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3365{
3366 int r = 0;
3367
3368 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3369 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
3370 sizeof(ps->channels));
3371 ps->flags = kvm->arch.vpit->pit_state.flags;
3372 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
97e69aa6 3373 memset(&ps->reserved, 0, sizeof(ps->reserved));
e9f42757
BK		 3374 return r;
3375}
3376
3377static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
3378{
3379 int r = 0, start = 0;
3380 u32 prev_legacy, cur_legacy;
3381 mutex_lock(&kvm->arch.vpit->pit_state.lock);
3382 prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
3383 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
3384 if (!prev_legacy && cur_legacy)
3385 start = 1;
3386 memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels,
3387 sizeof(kvm->arch.vpit->pit_state.channels));
3388 kvm->arch.vpit->pit_state.flags = ps->flags;
3389 kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start);
894a9c55 3390 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 3391 return r;
3392}
3393
52d939a0
MT		 3394static int kvm_vm_ioctl_reinject(struct kvm *kvm,
3395 struct kvm_reinject_control *control)
3396{
3397 if (!kvm->arch.vpit)
3398 return -ENXIO;
894a9c55 3399 mutex_lock(&kvm->arch.vpit->pit_state.lock);
26ef1924 3400 kvm->arch.vpit->pit_state.reinject = control->pit_reinject;
894a9c55 3401 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
52d939a0
MT		 3402 return 0;
3403}
3404
95d4c16c 3405/**
60c34612
TY		 3406 * kvm_vm_ioctl_get_dirty_log - get and clear the log of dirty pages in a slot
3407 * @kvm: kvm instance
3408 * @log: slot id and address to which we copy the log
95d4c16c 3409 *
60c34612
TY		 3410 * We need to keep it in mind that VCPU threads can write to the bitmap
3411 * concurrently. So, to avoid losing data, we keep the following order for
3412 * each bit:
95d4c16c 3413 *
60c34612
TY		 3414 * 1. Take a snapshot of the bit and clear it if needed.
3415 * 2. Write protect the corresponding page.
3416 * 3. Flush TLB's if needed.
3417 * 4. Copy the snapshot to the userspace.
95d4c16c 3418 *
60c34612
TY		 3419 * Between 2 and 3, the guest may write to the page using the remaining TLB
3420 * entry. This is not a problem because the page will be reported dirty at
3421 * step 4 using the snapshot taken before and step 3 ensures that successive
3422 * writes will be logged for the next call.
5bb064dc 3423 */
60c34612 3424int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
5bb064dc 3425{
7850ac54 3426 int r;
5bb064dc 3427 struct kvm_memory_slot *memslot;
60c34612
TY		 3428 unsigned long n, i;
3429 unsigned long *dirty_bitmap;
3430 unsigned long *dirty_bitmap_buffer;
3431 bool is_dirty = false;
5bb064dc 3432
79fac95e 3433 mutex_lock(&kvm->slots_lock);
5bb064dc 3434
b050b015 3435 r = -EINVAL;
bbacc0c1 3436 if (log->slot >= KVM_USER_MEM_SLOTS)
b050b015
MT		 3437 goto out;
3438
28a37544 3439 memslot = id_to_memslot(kvm->memslots, log->slot);
60c34612
TY		 3440
3441 dirty_bitmap = memslot->dirty_bitmap;
b050b015 3442 r = -ENOENT;
60c34612 3443 if (!dirty_bitmap)
b050b015
MT		 3444 goto out;
3445
87bf6e7d 3446 n = kvm_dirty_bitmap_bytes(memslot);
b050b015 3447
60c34612
TY		 3448 dirty_bitmap_buffer = dirty_bitmap + n / sizeof(long);
3449 memset(dirty_bitmap_buffer, 0, n);
b050b015 3450
60c34612 3451 spin_lock(&kvm->mmu_lock);
b050b015 3452
60c34612
TY		 3453 for (i = 0; i < n / sizeof(long); i++) {
3454 unsigned long mask;
3455 gfn_t offset;
cdfca7b3 3456
60c34612
TY		 3457 if (!dirty_bitmap[i])
3458 continue;
b050b015 3459
60c34612 3460 is_dirty = true;
914ebccd 3461
60c34612
TY		 3462 mask = xchg(&dirty_bitmap[i], 0);
3463 dirty_bitmap_buffer[i] = mask;
edde99ce 3464
60c34612
TY		 3465 offset = i * BITS_PER_LONG;
3466 kvm_mmu_write_protect_pt_masked(kvm, memslot, offset, mask);
5bb064dc 3467 }
60c34612
TY		 3468 if (is_dirty)
3469 kvm_flush_remote_tlbs(kvm);
3470
3471 spin_unlock(&kvm->mmu_lock);
3472
3473 r = -EFAULT;
3474 if (copy_to_user(log->dirty_bitmap, dirty_bitmap_buffer, n))
3475 goto out;
b050b015 3476
5bb064dc
ZX		 3477 r = 0;
3478out:
79fac95e 3479 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 3480 return r;
3481}
3482
23d43cf9
CD		 3483int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event)
3484{
3485 if (!irqchip_in_kernel(kvm))
3486 return -ENXIO;
3487
3488 irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
3489 irq_event->irq, irq_event->level);
3490 return 0;
3491}
3492
1fe779f8
CO		 3493long kvm_arch_vm_ioctl(struct file *filp,
3494 unsigned int ioctl, unsigned long arg)
3495{
3496 struct kvm *kvm = filp->private_data;
3497 void __user *argp = (void __user *)arg;
367e1319 3498 int r = -ENOTTY;
f0d66275
DH		 3499 /*
3500 * This union makes it completely explicit to gcc-3.x
3501 * that these two variables' stack usage should be
3502 * combined, not added together.
3503 */
3504 union {
3505 struct kvm_pit_state ps;
e9f42757 3506 struct kvm_pit_state2 ps2;
c5ff41ce 3507 struct kvm_pit_config pit_config;
f0d66275 3508 } u;
1fe779f8
CO		 3509
3510 switch (ioctl) {
3511 case KVM_SET_TSS_ADDR:
3512 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
1fe779f8 3513 break;
b927a3ce
SY		 3514 case KVM_SET_IDENTITY_MAP_ADDR: {
3515 u64 ident_addr;
3516
3517 r = -EFAULT;
3518 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
3519 goto out;
3520 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
b927a3ce
SY		 3521 break;
3522 }
1fe779f8
CO		 3523 case KVM_SET_NR_MMU_PAGES:
3524 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
1fe779f8
CO		 3525 break;
3526 case KVM_GET_NR_MMU_PAGES:
3527 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
3528 break;
3ddea128
MT		 3529 case KVM_CREATE_IRQCHIP: {
3530 struct kvm_pic *vpic;
3531
3532 mutex_lock(&kvm->lock);
3533 r = -EEXIST;
3534 if (kvm->arch.vpic)
3535 goto create_irqchip_unlock;
3e515705
AK		 3536 r = -EINVAL;
3537 if (atomic_read(&kvm->online_vcpus))
3538 goto create_irqchip_unlock;
1fe779f8 3539 r = -ENOMEM;
3ddea128
MT		 3540 vpic = kvm_create_pic(kvm);
3541 if (vpic) {
1fe779f8
CO		 3542 r = kvm_ioapic_init(kvm);
3543 if (r) {
175504cd 3544 mutex_lock(&kvm->slots_lock);
72bb2fcd 3545 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
743eeb0b
SL		 3546 &vpic->dev_master);
3547 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
3548 &vpic->dev_slave);
3549 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
3550 &vpic->dev_eclr);
175504cd 3551 mutex_unlock(&kvm->slots_lock);
3ddea128
MT		 3552 kfree(vpic);
3553 goto create_irqchip_unlock;
1fe779f8
CO		 3554 }
3555 } else
3ddea128
MT		 3556 goto create_irqchip_unlock;
3557 smp_wmb();
3558 kvm->arch.vpic = vpic;
3559 smp_wmb();
399ec807
AK		 3560 r = kvm_setup_default_irq_routing(kvm);
3561 if (r) {
175504cd 3562 mutex_lock(&kvm->slots_lock);
3ddea128 3563 mutex_lock(&kvm->irq_lock);
72bb2fcd
WY		 3564 kvm_ioapic_destroy(kvm);
3565 kvm_destroy_pic(kvm);
3ddea128 3566 mutex_unlock(&kvm->irq_lock);
175504cd 3567 mutex_unlock(&kvm->slots_lock);
399ec807 3568 }
3ddea128
MT		 3569 create_irqchip_unlock:
3570 mutex_unlock(&kvm->lock);
1fe779f8 3571 break;
3ddea128 3572 }
7837699f 3573 case KVM_CREATE_PIT:
c5ff41ce
JK		 3574 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
3575 goto create_pit;
3576 case KVM_CREATE_PIT2:
3577 r = -EFAULT;
3578 if (copy_from_user(&u.pit_config, argp,
3579 sizeof(struct kvm_pit_config)))
3580 goto out;
3581 create_pit:
79fac95e 3582 mutex_lock(&kvm->slots_lock);
269e05e4
AK		 3583 r = -EEXIST;
3584 if (kvm->arch.vpit)
3585 goto create_pit_unlock;
7837699f 3586 r = -ENOMEM;
c5ff41ce 3587 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 3588 if (kvm->arch.vpit)
3589 r = 0;
269e05e4 3590 create_pit_unlock:
79fac95e 3591 mutex_unlock(&kvm->slots_lock);
7837699f 3592 break;
1fe779f8
CO		 3593 case KVM_GET_IRQCHIP: {
3594 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 3595 struct kvm_irqchip *chip;
1fe779f8 3596
ff5c2c03
SL		 3597 chip = memdup_user(argp, sizeof(*chip));
3598 if (IS_ERR(chip)) {
3599 r = PTR_ERR(chip);
1fe779f8 3600 goto out;
ff5c2c03
SL		 3601 }
3602
1fe779f8
CO		 3603 r = -ENXIO;
3604 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 3605 goto get_irqchip_out;
3606 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 3607 if (r)
f0d66275 3608 goto get_irqchip_out;
1fe779f8 3609 r = -EFAULT;
f0d66275
DH		 3610 if (copy_to_user(argp, chip, sizeof *chip))
3611 goto get_irqchip_out;
1fe779f8 3612 r = 0;
f0d66275
DH		 3613 get_irqchip_out:
3614 kfree(chip);
1fe779f8
CO		 3615 break;
3616 }
3617 case KVM_SET_IRQCHIP: {
3618 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
ff5c2c03 3619 struct kvm_irqchip *chip;
1fe779f8 3620
ff5c2c03
SL		 3621 chip = memdup_user(argp, sizeof(*chip));
3622 if (IS_ERR(chip)) {
3623 r = PTR_ERR(chip);
1fe779f8 3624 goto out;
ff5c2c03
SL		 3625 }
3626
1fe779f8
CO		 3627 r = -ENXIO;
3628 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 3629 goto set_irqchip_out;
3630 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 3631 if (r)
f0d66275 3632 goto set_irqchip_out;
1fe779f8 3633 r = 0;
f0d66275
DH		 3634 set_irqchip_out:
3635 kfree(chip);
1fe779f8
CO		 3636 break;
3637 }
e0f63cb9 3638 case KVM_GET_PIT: {
e0f63cb9 3639 r = -EFAULT;
f0d66275 3640 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3641 goto out;
3642 r = -ENXIO;
3643 if (!kvm->arch.vpit)
3644 goto out;
f0d66275 3645 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 3646 if (r)
3647 goto out;
3648 r = -EFAULT;
f0d66275 3649 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3650 goto out;
3651 r = 0;
3652 break;
3653 }
3654 case KVM_SET_PIT: {
e0f63cb9 3655 r = -EFAULT;
f0d66275 3656 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 3657 goto out;
3658 r = -ENXIO;
3659 if (!kvm->arch.vpit)
3660 goto out;
f0d66275 3661 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 3662 break;
3663 }
e9f42757
BK		 3664 case KVM_GET_PIT2: {
3665 r = -ENXIO;
3666 if (!kvm->arch.vpit)
3667 goto out;
3668 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
3669 if (r)
3670 goto out;
3671 r = -EFAULT;
3672 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
3673 goto out;
3674 r = 0;
3675 break;
3676 }
3677 case KVM_SET_PIT2: {
3678 r = -EFAULT;
3679 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
3680 goto out;
3681 r = -ENXIO;
3682 if (!kvm->arch.vpit)
3683 goto out;
3684 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
e9f42757
BK		 3685 break;
3686 }
52d939a0
MT		 3687 case KVM_REINJECT_CONTROL: {
3688 struct kvm_reinject_control control;
3689 r = -EFAULT;
3690 if (copy_from_user(&control, argp, sizeof(control)))
3691 goto out;
3692 r = kvm_vm_ioctl_reinject(kvm, &control);
52d939a0
MT		 3693 break;
3694 }
ffde22ac
ES		 3695 case KVM_XEN_HVM_CONFIG: {
3696 r = -EFAULT;
3697 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
3698 sizeof(struct kvm_xen_hvm_config)))
3699 goto out;
3700 r = -EINVAL;
3701 if (kvm->arch.xen_hvm_config.flags)
3702 goto out;
3703 r = 0;
3704 break;
3705 }
afbcf7ab 3706 case KVM_SET_CLOCK: {
afbcf7ab
GC		 3707 struct kvm_clock_data user_ns;
3708 u64 now_ns;
3709 s64 delta;
3710
3711 r = -EFAULT;
3712 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
3713 goto out;
3714
3715 r = -EINVAL;
3716 if (user_ns.flags)
3717 goto out;
3718
3719 r = 0;
395c6b0a 3720 local_irq_disable();
759379dd 3721 now_ns = get_kernel_ns();
afbcf7ab 3722 delta = user_ns.clock - now_ns;
395c6b0a 3723 local_irq_enable();
afbcf7ab
GC		 3724 kvm->arch.kvmclock_offset = delta;
3725 break;
3726 }
3727 case KVM_GET_CLOCK: {
afbcf7ab
GC		 3728 struct kvm_clock_data user_ns;
3729 u64 now_ns;
3730
395c6b0a 3731 local_irq_disable();
759379dd 3732 now_ns = get_kernel_ns();
afbcf7ab 3733 user_ns.clock = kvm->arch.kvmclock_offset + now_ns;
395c6b0a 3734 local_irq_enable();
afbcf7ab 3735 user_ns.flags = 0;
97e69aa6 3736 memset(&user_ns.pad, 0, sizeof(user_ns.pad));
afbcf7ab
GC		 3737
3738 r = -EFAULT;
3739 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
3740 goto out;
3741 r = 0;
3742 break;
3743 }
3744
1fe779f8
CO		 3745 default:
3746 ;
3747 }
3748out:
3749 return r;
3750}
3751
a16b043c 3752static void kvm_init_msr_list(void)
043405e1
CO		 3753{
3754 u32 dummy[2];
3755 unsigned i, j;
3756
e3267cbb
GC		 3757 /* skip the first msrs in the list. KVM-specific */
3758 for (i = j = KVM_SAVE_MSRS_BEGIN; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 3759 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
3760 continue;
3761 if (j < i)
3762 msrs_to_save[j] = msrs_to_save[i];
3763 j++;
3764 }
3765 num_msrs_to_save = j;
3766}
3767
bda9020e
MT		 3768static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
3769 const void *v)
bbd9b64e 3770{
70252a10
AK		 3771 int handled = 0;
3772 int n;
3773
3774 do {
3775 n = min(len, 8);
3776 if (!(vcpu->arch.apic &&
3777 !kvm_iodevice_write(&vcpu->arch.apic->dev, addr, n, v))
3778 && kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, addr, n, v))
3779 break;
3780 handled += n;
3781 addr += n;
3782 len -= n;
3783 v += n;
3784 } while (len);
bbd9b64e 3785
70252a10 3786 return handled;
bbd9b64e
CO		 3787}
3788
bda9020e 3789static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 3790{
70252a10
AK		 3791 int handled = 0;
3792 int n;
3793
3794 do {
3795 n = min(len, 8);
3796 if (!(vcpu->arch.apic &&
3797 !kvm_iodevice_read(&vcpu->arch.apic->dev, addr, n, v))
3798 && kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, addr, n, v))
3799 break;
3800 trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, *(u64 *)v);
3801 handled += n;
3802 addr += n;
3803 len -= n;
3804 v += n;
3805 } while (len);
bbd9b64e 3806
70252a10 3807 return handled;
bbd9b64e
CO		 3808}
3809
2dafc6c2
GN		 3810static void kvm_set_segment(struct kvm_vcpu *vcpu,
3811 struct kvm_segment *var, int seg)
3812{
3813 kvm_x86_ops->set_segment(vcpu, var, seg);
3814}
3815
3816void kvm_get_segment(struct kvm_vcpu *vcpu,
3817 struct kvm_segment *var, int seg)
3818{
3819 kvm_x86_ops->get_segment(vcpu, var, seg);
3820}
3821
e459e322 3822gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access)
02f59dc9
JR		 3823{
3824 gpa_t t_gpa;
ab9ae313 3825 struct x86_exception exception;
02f59dc9
JR		 3826
3827 BUG_ON(!mmu_is_nested(vcpu));
3828
3829 /* NPT walks are always user-walks */
3830 access |= PFERR_USER_MASK;
ab9ae313 3831 t_gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gpa, access, &exception);
02f59dc9
JR		 3832
3833 return t_gpa;
3834}
3835
ab9ae313
AK		 3836gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
3837 struct x86_exception *exception)
1871c602
GN		 3838{
3839 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
ab9ae313 3840 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 3841}
3842
ab9ae313
AK		 3843 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
3844 struct x86_exception *exception)
1871c602
GN		 3845{
3846 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3847 access |= PFERR_FETCH_MASK;
ab9ae313 3848 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 3849}
3850
ab9ae313
AK		 3851gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
3852 struct x86_exception *exception)
1871c602
GN		 3853{
3854 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3855 access |= PFERR_WRITE_MASK;
ab9ae313 3856 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
1871c602
GN		 3857}
3858
3859/* uses this to access any guest's mapped memory without checking CPL */
ab9ae313
AK		 3860gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
3861 struct x86_exception *exception)
1871c602 3862{
ab9ae313 3863 return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception);
1871c602
GN		 3864}
3865
3866static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
3867 struct kvm_vcpu *vcpu, u32 access,
bcc55cba 3868 struct x86_exception *exception)
bbd9b64e
CO		 3869{
3870 void *data = val;
10589a46 3871 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 3872
3873 while (bytes) {
14dfe855 3874 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access,
ab9ae313 3875 exception);
bbd9b64e 3876 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 3877 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 3878 int ret;
3879
bcc55cba 3880 if (gpa == UNMAPPED_GVA)
ab9ae313 3881 return X86EMUL_PROPAGATE_FAULT;
77c2002e 3882 ret = kvm_read_guest(vcpu->kvm, gpa, data, toread);
10589a46 3883 if (ret < 0) {
c3cd7ffa 3884 r = X86EMUL_IO_NEEDED;
10589a46
MT		 3885 goto out;
3886 }
bbd9b64e 3887
77c2002e
IE		 3888 bytes -= toread;
3889 data += toread;
3890 addr += toread;
bbd9b64e 3891 }
10589a46 3892out:
10589a46 3893 return r;
bbd9b64e 3894}
77c2002e 3895
1871c602 3896/* used for instruction fetching */
0f65dd70
AK		 3897static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt,
3898 gva_t addr, void *val, unsigned int bytes,
bcc55cba 3899 struct x86_exception *exception)
1871c602 3900{
0f65dd70 3901 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 3902 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
0f65dd70 3903
1871c602 3904 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu,
bcc55cba
AK		 3905 access | PFERR_FETCH_MASK,
3906 exception);
1871c602
GN		 3907}
3908
064aea77 3909int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
0f65dd70 3910 gva_t addr, void *val, unsigned int bytes,
bcc55cba 3911 struct x86_exception *exception)
1871c602 3912{
0f65dd70 3913 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
1871c602 3914 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
0f65dd70 3915
1871c602 3916 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
bcc55cba 3917 exception);
1871c602 3918}
064aea77 3919EXPORT_SYMBOL_GPL(kvm_read_guest_virt);
1871c602 3920
0f65dd70
AK		 3921static int kvm_read_guest_virt_system(struct x86_emulate_ctxt *ctxt,
3922 gva_t addr, void *val, unsigned int bytes,
bcc55cba 3923 struct x86_exception *exception)
1871c602 3924{
0f65dd70 3925 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
bcc55cba 3926 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, exception);
1871c602
GN		 3927}
3928
6a4d7550 3929int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
0f65dd70 3930 gva_t addr, void *val,
2dafc6c2 3931 unsigned int bytes,
bcc55cba 3932 struct x86_exception *exception)
77c2002e 3933{
0f65dd70 3934 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
77c2002e
IE		 3935 void *data = val;
3936 int r = X86EMUL_CONTINUE;
3937
3938 while (bytes) {
14dfe855
JR		 3939 gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr,
3940 PFERR_WRITE_MASK,
ab9ae313 3941 exception);
77c2002e
IE		 3942 unsigned offset = addr & (PAGE_SIZE-1);
3943 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
3944 int ret;
3945
bcc55cba 3946 if (gpa == UNMAPPED_GVA)
ab9ae313 3947 return X86EMUL_PROPAGATE_FAULT;
77c2002e
IE		 3948 ret = kvm_write_guest(vcpu->kvm, gpa, data, towrite);
3949 if (ret < 0) {
c3cd7ffa 3950 r = X86EMUL_IO_NEEDED;
77c2002e
IE		 3951 goto out;
3952 }
3953
3954 bytes -= towrite;
3955 data += towrite;
3956 addr += towrite;
3957 }
3958out:
3959 return r;
3960}
6a4d7550 3961EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system);
77c2002e 3962
af7cc7d1
XG		 3963static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva,
3964 gpa_t *gpa, struct x86_exception *exception,
3965 bool write)
3966{
97d64b78
AK		 3967 u32 access = ((kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0)
3968 | (write ? PFERR_WRITE_MASK : 0);
af7cc7d1 3969
97d64b78
AK		 3970 if (vcpu_match_mmio_gva(vcpu, gva)
3971 && !permission_fault(vcpu->arch.walk_mmu, vcpu->arch.access, access)) {
bebb106a
XG		 3972 *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT |
3973 (gva & (PAGE_SIZE - 1));
4f022648 3974 trace_vcpu_match_mmio(gva, *gpa, write, false);
bebb106a
XG		 3975 return 1;
3976 }
3977
af7cc7d1
XG		 3978 *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception);
3979
3980 if (*gpa == UNMAPPED_GVA)
3981 return -1;
3982
3983 /* For APIC access vmexit */
3984 if ((*gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3985 return 1;
3986
4f022648
XG		 3987 if (vcpu_match_mmio_gpa(vcpu, *gpa)) {
3988 trace_vcpu_match_mmio(gva, *gpa, write, true);
bebb106a 3989 return 1;
4f022648 3990 }
bebb106a 3991
af7cc7d1
XG		 3992 return 0;
3993}
3994
3200f405 3995int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
bcc55cba 3996 const void *val, int bytes)
bbd9b64e
CO		 3997{
3998 int ret;
3999
4000 ret = kvm_write_guest(vcpu->kvm, gpa, val, bytes);
9f811285 4001 if (ret < 0)
bbd9b64e 4002 return 0;
f57f2ef5 4003 kvm_mmu_pte_write(vcpu, gpa, val, bytes);
bbd9b64e
CO		 4004 return 1;
4005}
4006
77d197b2
XG		 4007struct read_write_emulator_ops {
4008 int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val,
4009 int bytes);
4010 int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa,
4011 void *val, int bytes);
4012 int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4013 int bytes, void *val);
4014 int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa,
4015 void *val, int bytes);
4016 bool write;
4017};
4018
4019static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes)
4020{
4021 if (vcpu->mmio_read_completed) {
77d197b2 4022 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
f78146b0 4023 vcpu->mmio_fragments[0].gpa, *(u64 *)val);
77d197b2
XG		 4024 vcpu->mmio_read_completed = 0;
4025 return 1;
4026 }
4027
4028 return 0;
4029}
4030
4031static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4032 void *val, int bytes)
4033{
4034 return !kvm_read_guest(vcpu->kvm, gpa, val, bytes);
4035}
4036
4037static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa,
4038 void *val, int bytes)
4039{
4040 return emulator_write_phys(vcpu, gpa, val, bytes);
4041}
4042
4043static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val)
4044{
4045 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
4046 return vcpu_mmio_write(vcpu, gpa, bytes, val);
4047}
4048
4049static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4050 void *val, int bytes)
4051{
4052 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
4053 return X86EMUL_IO_NEEDED;
4054}
4055
4056static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa,
4057 void *val, int bytes)
4058{
f78146b0
AK		 4059 struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0];
4060
87da7e66 4061 memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len));
77d197b2
XG		 4062 return X86EMUL_CONTINUE;
4063}
4064
0fbe9b0b 4065static const struct read_write_emulator_ops read_emultor = {
77d197b2
XG		 4066 .read_write_prepare = read_prepare,
4067 .read_write_emulate = read_emulate,
4068 .read_write_mmio = vcpu_mmio_read,
4069 .read_write_exit_mmio = read_exit_mmio,
4070};
4071
0fbe9b0b 4072static const struct read_write_emulator_ops write_emultor = {
77d197b2
XG		 4073 .read_write_emulate = write_emulate,
4074 .read_write_mmio = write_mmio,
4075 .read_write_exit_mmio = write_exit_mmio,
4076 .write = true,
4077};
4078
22388a3c
XG		 4079static int emulator_read_write_onepage(unsigned long addr, void *val,
4080 unsigned int bytes,
4081 struct x86_exception *exception,
4082 struct kvm_vcpu *vcpu,
0fbe9b0b 4083 const struct read_write_emulator_ops *ops)
bbd9b64e 4084{
af7cc7d1
XG		 4085 gpa_t gpa;
4086 int handled, ret;
22388a3c 4087 bool write = ops->write;
f78146b0 4088 struct kvm_mmio_fragment *frag;
10589a46 4089
22388a3c 4090 ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write);
bbd9b64e 4091
af7cc7d1 4092 if (ret < 0)
bbd9b64e 4093 return X86EMUL_PROPAGATE_FAULT;
bbd9b64e
CO		 4094
4095 /* For APIC access vmexit */
af7cc7d1 4096 if (ret)
bbd9b64e
CO		 4097 goto mmio;
4098
22388a3c 4099 if (ops->read_write_emulate(vcpu, gpa, val, bytes))
bbd9b64e
CO		 4100 return X86EMUL_CONTINUE;
4101
4102mmio:
4103 /*
4104 * Is this MMIO handled locally?
4105 */
22388a3c 4106 handled = ops->read_write_mmio(vcpu, gpa, bytes, val);
70252a10 4107 if (handled == bytes)
bbd9b64e 4108 return X86EMUL_CONTINUE;
bbd9b64e 4109
70252a10
AK		 4110 gpa += handled;
4111 bytes -= handled;
4112 val += handled;
4113
87da7e66
XG		 4114 WARN_ON(vcpu->mmio_nr_fragments >= KVM_MAX_MMIO_FRAGMENTS);
4115 frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++];
4116 frag->gpa = gpa;
4117 frag->data = val;
4118 frag->len = bytes;
f78146b0 4119 return X86EMUL_CONTINUE;
bbd9b64e
CO		 4120}
4121
22388a3c
XG		 4122int emulator_read_write(struct x86_emulate_ctxt *ctxt, unsigned long addr,
4123 void *val, unsigned int bytes,
4124 struct x86_exception *exception,
0fbe9b0b 4125 const struct read_write_emulator_ops *ops)
bbd9b64e 4126{
0f65dd70 4127 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
f78146b0
AK		 4128 gpa_t gpa;
4129 int rc;
4130
4131 if (ops->read_write_prepare &&
4132 ops->read_write_prepare(vcpu, val, bytes))
4133 return X86EMUL_CONTINUE;
4134
4135 vcpu->mmio_nr_fragments = 0;
0f65dd70 4136
bbd9b64e
CO		 4137 /* Crossing a page boundary? */
4138 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
f78146b0 4139 int now;
bbd9b64e
CO		 4140
4141 now = -addr & ~PAGE_MASK;
22388a3c
XG		 4142 rc = emulator_read_write_onepage(addr, val, now, exception,
4143 vcpu, ops);
4144
bbd9b64e
CO		 4145 if (rc != X86EMUL_CONTINUE)
4146 return rc;
4147 addr += now;
4148 val += now;
4149 bytes -= now;
4150 }
22388a3c 4151
f78146b0
AK		 4152 rc = emulator_read_write_onepage(addr, val, bytes, exception,
4153 vcpu, ops);
4154 if (rc != X86EMUL_CONTINUE)
4155 return rc;
4156
4157 if (!vcpu->mmio_nr_fragments)
4158 return rc;
4159
4160 gpa = vcpu->mmio_fragments[0].gpa;
4161
4162 vcpu->mmio_needed = 1;
4163 vcpu->mmio_cur_fragment = 0;
4164
87da7e66 4165 vcpu->run->mmio.len = min(8u, vcpu->mmio_fragments[0].len);
f78146b0
AK		 4166 vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write;
4167 vcpu->run->exit_reason = KVM_EXIT_MMIO;
4168 vcpu->run->mmio.phys_addr = gpa;
4169
4170 return ops->read_write_exit_mmio(vcpu, gpa, val, bytes);
22388a3c
XG		 4171}
4172
4173static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt,
4174 unsigned long addr,
4175 void *val,
4176 unsigned int bytes,
4177 struct x86_exception *exception)
4178{
4179 return emulator_read_write(ctxt, addr, val, bytes,
4180 exception, &read_emultor);
4181}
4182
4183int emulator_write_emulated(struct x86_emulate_ctxt *ctxt,
4184 unsigned long addr,
4185 const void *val,
4186 unsigned int bytes,
4187 struct x86_exception *exception)
4188{
4189 return emulator_read_write(ctxt, addr, (void *)val, bytes,
4190 exception, &write_emultor);
bbd9b64e 4191}
bbd9b64e 4192
daea3e73
AK		 4193#define CMPXCHG_TYPE(t, ptr, old, new) \
4194 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
4195
4196#ifdef CONFIG_X86_64
4197# define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
4198#else
4199# define CMPXCHG64(ptr, old, new) \
9749a6c0 4200 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
daea3e73
AK		 4201#endif
4202
0f65dd70
AK		 4203static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt,
4204 unsigned long addr,
bbd9b64e
CO		 4205 const void *old,
4206 const void *new,
4207 unsigned int bytes,
0f65dd70 4208 struct x86_exception *exception)
bbd9b64e 4209{
0f65dd70 4210 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
daea3e73
AK		 4211 gpa_t gpa;
4212 struct page *page;
4213 char *kaddr;
4214 bool exchanged;
2bacc55c 4215
daea3e73
AK		 4216 /* guests cmpxchg8b have to be emulated atomically */
4217 if (bytes > 8 || (bytes & (bytes - 1)))
4218 goto emul_write;
10589a46 4219
daea3e73 4220 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
2bacc55c 4221
daea3e73
AK		 4222 if (gpa == UNMAPPED_GVA ||
4223 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
4224 goto emul_write;
2bacc55c 4225
daea3e73
AK		 4226 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
4227 goto emul_write;
72dc67a6 4228
daea3e73 4229 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
32cad84f 4230 if (is_error_page(page))
c19b8bd6 4231 goto emul_write;
72dc67a6 4232
8fd75e12 4233 kaddr = kmap_atomic(page);
daea3e73
AK		 4234 kaddr += offset_in_page(gpa);
4235 switch (bytes) {
4236 case 1:
4237 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
4238 break;
4239 case 2:
4240 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
4241 break;
4242 case 4:
4243 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
4244 break;
4245 case 8:
4246 exchanged = CMPXCHG64(kaddr, old, new);
4247 break;
4248 default:
4249 BUG();
2bacc55c 4250 }
8fd75e12 4251 kunmap_atomic(kaddr);
daea3e73
AK		 4252 kvm_release_page_dirty(page);
4253
4254 if (!exchanged)
4255 return X86EMUL_CMPXCHG_FAILED;
4256
f57f2ef5 4257 kvm_mmu_pte_write(vcpu, gpa, new, bytes);
8f6abd06
GN		 4258
4259 return X86EMUL_CONTINUE;
4a5f48f6 4260
3200f405 4261emul_write:
daea3e73 4262 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c 4263
0f65dd70 4264 return emulator_write_emulated(ctxt, addr, new, bytes, exception);
bbd9b64e
CO		 4265}
4266
cf8f70bf
GN		 4267static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
4268{
4269 /* TODO: String I/O for in kernel device */
4270 int r;
4271
4272 if (vcpu->arch.pio.in)
4273 r = kvm_io_bus_read(vcpu->kvm, KVM_PIO_BUS, vcpu->arch.pio.port,
4274 vcpu->arch.pio.size, pd);
4275 else
4276 r = kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS,
4277 vcpu->arch.pio.port, vcpu->arch.pio.size,
4278 pd);
4279 return r;
4280}
4281
6f6fbe98
XG		 4282static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size,
4283 unsigned short port, void *val,
4284 unsigned int count, bool in)
cf8f70bf 4285{
6f6fbe98 4286 trace_kvm_pio(!in, port, size, count);
cf8f70bf
GN		 4287
4288 vcpu->arch.pio.port = port;
6f6fbe98 4289 vcpu->arch.pio.in = in;
7972995b 4290 vcpu->arch.pio.count = count;
cf8f70bf
GN		 4291 vcpu->arch.pio.size = size;
4292
4293 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
7972995b 4294 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4295 return 1;
4296 }
4297
4298 vcpu->run->exit_reason = KVM_EXIT_IO;
6f6fbe98 4299 vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
cf8f70bf
GN		 4300 vcpu->run->io.size = size;
4301 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
4302 vcpu->run->io.count = count;
4303 vcpu->run->io.port = port;
4304
4305 return 0;
4306}
4307
6f6fbe98
XG		 4308static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt,
4309 int size, unsigned short port, void *val,
4310 unsigned int count)
cf8f70bf 4311{
ca1d4a9e 4312 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
6f6fbe98 4313 int ret;
ca1d4a9e 4314
6f6fbe98
XG		 4315 if (vcpu->arch.pio.count)
4316 goto data_avail;
cf8f70bf 4317
6f6fbe98
XG		 4318 ret = emulator_pio_in_out(vcpu, size, port, val, count, true);
4319 if (ret) {
4320data_avail:
4321 memcpy(val, vcpu->arch.pio_data, size * count);
7972995b 4322 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 4323 return 1;
4324 }
4325
cf8f70bf
GN		 4326 return 0;
4327}
4328
6f6fbe98
XG		 4329static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt,
4330 int size, unsigned short port,
4331 const void *val, unsigned int count)
4332{
4333 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4334
4335 memcpy(vcpu->arch.pio_data, val, size * count);
4336 return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false);
4337}
4338
bbd9b64e
CO		 4339static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
4340{
4341 return kvm_x86_ops->get_segment_base(vcpu, seg);
4342}
4343
3cb16fe7 4344static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address)
bbd9b64e 4345{
3cb16fe7 4346 kvm_mmu_invlpg(emul_to_vcpu(ctxt), address);
bbd9b64e
CO		 4347}
4348
f5f48ee1
SY		 4349int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu)
4350{
4351 if (!need_emulate_wbinvd(vcpu))
4352 return X86EMUL_CONTINUE;
4353
4354 if (kvm_x86_ops->has_wbinvd_exit()) {
2eec7343
JK		 4355 int cpu = get_cpu();
4356
4357 cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask);
f5f48ee1
SY		 4358 smp_call_function_many(vcpu->arch.wbinvd_dirty_mask,
4359 wbinvd_ipi, NULL, 1);
2eec7343 4360 put_cpu();
f5f48ee1 4361 cpumask_clear(vcpu->arch.wbinvd_dirty_mask);
2eec7343
JK		 4362 } else
4363 wbinvd();
f5f48ee1
SY		 4364 return X86EMUL_CONTINUE;
4365}
4366EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd);
4367
bcaf5cc5
AK		 4368static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt)
4369{
4370 kvm_emulate_wbinvd(emul_to_vcpu(ctxt));
4371}
4372
717746e3 4373int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long *dest)
bbd9b64e 4374{
717746e3 4375 return _kvm_get_dr(emul_to_vcpu(ctxt), dr, dest);
bbd9b64e
CO		 4376}
4377
717746e3 4378int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long value)
bbd9b64e 4379{
338dbc97 4380
717746e3 4381 return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value);
bbd9b64e
CO		 4382}
4383
52a46617 4384static u64 mk_cr_64(u64 curr_cr, u32 new_val)
5fdbf976 4385{
52a46617 4386 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
5fdbf976
MT		 4387}
4388
717746e3 4389static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr)
bbd9b64e 4390{
717746e3 4391 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
52a46617
GN		 4392 unsigned long value;
4393
4394 switch (cr) {
4395 case 0:
4396 value = kvm_read_cr0(vcpu);
4397 break;
4398 case 2:
4399 value = vcpu->arch.cr2;
4400 break;
4401 case 3:
9f8fe504 4402 value = kvm_read_cr3(vcpu);
52a46617
GN		 4403 break;
4404 case 4:
4405 value = kvm_read_cr4(vcpu);
4406 break;
4407 case 8:
4408 value = kvm_get_cr8(vcpu);
4409 break;
4410 default:
a737f256 4411 kvm_err("%s: unexpected cr %u\n", __func__, cr);
52a46617
GN		 4412 return 0;
4413 }
4414
4415 return value;
4416}
4417
717746e3 4418static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val)
52a46617 4419{
717746e3 4420 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
0f12244f
GN		 4421 int res = 0;
4422
52a46617
GN		 4423 switch (cr) {
4424 case 0:
49a9b07e 4425 res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
52a46617
GN		 4426 break;
4427 case 2:
4428 vcpu->arch.cr2 = val;
4429 break;
4430 case 3:
2390218b 4431 res = kvm_set_cr3(vcpu, val);
52a46617
GN		 4432 break;
4433 case 4:
a83b29c6 4434 res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
52a46617
GN		 4435 break;
4436 case 8:
eea1cff9 4437 res = kvm_set_cr8(vcpu, val);
52a46617
GN		 4438 break;
4439 default:
a737f256 4440 kvm_err("%s: unexpected cr %u\n", __func__, cr);
0f12244f 4441 res = -1;
52a46617 4442 }
0f12244f
GN		 4443
4444 return res;
52a46617
GN		 4445}
4446
4cee4798
KW		 4447static void emulator_set_rflags(struct x86_emulate_ctxt *ctxt, ulong val)
4448{
4449 kvm_set_rflags(emul_to_vcpu(ctxt), val);
4450}
4451
717746e3 4452static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt)
9c537244 4453{
717746e3 4454 return kvm_x86_ops->get_cpl(emul_to_vcpu(ctxt));
9c537244
GN		 4455}
4456
4bff1e86 4457static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
2dafc6c2 4458{
4bff1e86 4459 kvm_x86_ops->get_gdt(emul_to_vcpu(ctxt), dt);
2dafc6c2
GN		 4460}
4461
4bff1e86 4462static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
160ce1f1 4463{
4bff1e86 4464 kvm_x86_ops->get_idt(emul_to_vcpu(ctxt), dt);
160ce1f1
MG		 4465}
4466
1ac9d0cf
AK		 4467static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4468{
4469 kvm_x86_ops->set_gdt(emul_to_vcpu(ctxt), dt);
4470}
4471
4472static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt)
4473{
4474 kvm_x86_ops->set_idt(emul_to_vcpu(ctxt), dt);
4475}
4476
4bff1e86
AK		 4477static unsigned long emulator_get_cached_segment_base(
4478 struct x86_emulate_ctxt *ctxt, int seg)
5951c442 4479{
4bff1e86 4480 return get_segment_base(emul_to_vcpu(ctxt), seg);
5951c442
GN		 4481}
4482
1aa36616
AK		 4483static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector,
4484 struct desc_struct *desc, u32 *base3,
4485 int seg)
2dafc6c2
GN		 4486{
4487 struct kvm_segment var;
4488
4bff1e86 4489 kvm_get_segment(emul_to_vcpu(ctxt), &var, seg);
1aa36616 4490 *selector = var.selector;
2dafc6c2 4491
378a8b09
GN		 4492 if (var.unusable) {
4493 memset(desc, 0, sizeof(*desc));
2dafc6c2 4494 return false;
378a8b09 4495 }
2dafc6c2
GN		 4496
4497 if (var.g)
4498 var.limit >>= 12;
4499 set_desc_limit(desc, var.limit);
4500 set_desc_base(desc, (unsigned long)var.base);
5601d05b
GN		 4501#ifdef CONFIG_X86_64
4502 if (base3)
4503 *base3 = var.base >> 32;
4504#endif
2dafc6c2
GN		 4505 desc->type = var.type;
4506 desc->s = var.s;
4507 desc->dpl = var.dpl;
4508 desc->p = var.present;
4509 desc->avl = var.avl;
4510 desc->l = var.l;
4511 desc->d = var.db;
4512 desc->g = var.g;
4513
4514 return true;
4515}
4516
1aa36616
AK		 4517static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector,
4518 struct desc_struct *desc, u32 base3,
4519 int seg)
2dafc6c2 4520{
4bff1e86 4521 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
2dafc6c2
GN		 4522 struct kvm_segment var;
4523
1aa36616 4524 var.selector = selector;
2dafc6c2 4525 var.base = get_desc_base(desc);
5601d05b
GN		 4526#ifdef CONFIG_X86_64
4527 var.base |= ((u64)base3) << 32;
4528#endif
2dafc6c2
GN		 4529 var.limit = get_desc_limit(desc);
4530 if (desc->g)
4531 var.limit = (var.limit << 12) | 0xfff;
4532 var.type = desc->type;
4533 var.present = desc->p;
4534 var.dpl = desc->dpl;
4535 var.db = desc->d;
4536 var.s = desc->s;
4537 var.l = desc->l;
4538 var.g = desc->g;
4539 var.avl = desc->avl;
4540 var.present = desc->p;
4541 var.unusable = !var.present;
4542 var.padding = 0;
4543
4544 kvm_set_segment(vcpu, &var, seg);
4545 return;
4546}
4547
717746e3
AK		 4548static int emulator_get_msr(struct x86_emulate_ctxt *ctxt,
4549 u32 msr_index, u64 *pdata)
4550{
4551 return kvm_get_msr(emul_to_vcpu(ctxt), msr_index, pdata);
4552}
4553
4554static int emulator_set_msr(struct x86_emulate_ctxt *ctxt,
4555 u32 msr_index, u64 data)
4556{
8fe8ab46
WA		 4557 struct msr_data msr;
4558
4559 msr.data = data;
4560 msr.index = msr_index;
4561 msr.host_initiated = false;
4562 return kvm_set_msr(emul_to_vcpu(ctxt), &msr);
717746e3
AK		 4563}
4564
222d21aa
AK		 4565static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt,
4566 u32 pmc, u64 *pdata)
4567{
4568 return kvm_pmu_read_pmc(emul_to_vcpu(ctxt), pmc, pdata);
4569}
4570
6c3287f7
AK		 4571static void emulator_halt(struct x86_emulate_ctxt *ctxt)
4572{
4573 emul_to_vcpu(ctxt)->arch.halt_request = 1;
4574}
4575
5037f6f3
AK		 4576static void emulator_get_fpu(struct x86_emulate_ctxt *ctxt)
4577{
4578 preempt_disable();
5197b808 4579 kvm_load_guest_fpu(emul_to_vcpu(ctxt));
5037f6f3
AK		 4580 /*
4581 * CR0.TS may reference the host fpu state, not the guest fpu state,
4582 * so it may be clear at this point.
4583 */
4584 clts();
4585}
4586
4587static void emulator_put_fpu(struct x86_emulate_ctxt *ctxt)
4588{
4589 preempt_enable();
4590}
4591
2953538e 4592static int emulator_intercept(struct x86_emulate_ctxt *ctxt,
8a76d7f2 4593 struct x86_instruction_info *info,
c4f035c6
AK		 4594 enum x86_intercept_stage stage)
4595{
2953538e 4596 return kvm_x86_ops->check_intercept(emul_to_vcpu(ctxt), info, stage);
c4f035c6
AK		 4597}
4598
0017f93a 4599static void emulator_get_cpuid(struct x86_emulate_ctxt *ctxt,
bdb42f5a
SB		 4600 u32 *eax, u32 *ebx, u32 *ecx, u32 *edx)
4601{
0017f93a 4602 kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx);
bdb42f5a
SB		 4603}
4604
dd856efa
AK		 4605static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg)
4606{
4607 return kvm_register_read(emul_to_vcpu(ctxt), reg);
4608}
4609
4610static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val)
4611{
4612 kvm_register_write(emul_to_vcpu(ctxt), reg, val);
4613}
4614
0225fb50 4615static const struct x86_emulate_ops emulate_ops = {
dd856efa
AK		 4616 .read_gpr = emulator_read_gpr,
4617 .write_gpr = emulator_write_gpr,
1871c602 4618 .read_std = kvm_read_guest_virt_system,
2dafc6c2 4619 .write_std = kvm_write_guest_virt_system,
1871c602 4620 .fetch = kvm_fetch_guest_virt,
bbd9b64e
CO		 4621 .read_emulated = emulator_read_emulated,
4622 .write_emulated = emulator_write_emulated,
4623 .cmpxchg_emulated = emulator_cmpxchg_emulated,
3cb16fe7 4624 .invlpg = emulator_invlpg,
cf8f70bf
GN		 4625 .pio_in_emulated = emulator_pio_in_emulated,
4626 .pio_out_emulated = emulator_pio_out_emulated,
1aa36616
AK		 4627 .get_segment = emulator_get_segment,
4628 .set_segment = emulator_set_segment,
5951c442 4629 .get_cached_segment_base = emulator_get_cached_segment_base,
2dafc6c2 4630 .get_gdt = emulator_get_gdt,
160ce1f1 4631 .get_idt = emulator_get_idt,
1ac9d0cf
AK		 4632 .set_gdt = emulator_set_gdt,
4633 .set_idt = emulator_set_idt,
52a46617
GN		 4634 .get_cr = emulator_get_cr,
4635 .set_cr = emulator_set_cr,
4cee4798 4636 .set_rflags = emulator_set_rflags,
9c537244 4637 .cpl = emulator_get_cpl,
35aa5375
GN		 4638 .get_dr = emulator_get_dr,
4639 .set_dr = emulator_set_dr,
717746e3
AK		 4640 .set_msr = emulator_set_msr,
4641 .get_msr = emulator_get_msr,
222d21aa 4642 .read_pmc = emulator_read_pmc,
6c3287f7 4643 .halt = emulator_halt,
bcaf5cc5 4644 .wbinvd = emulator_wbinvd,
d6aa1000 4645 .fix_hypercall = emulator_fix_hypercall,
5037f6f3
AK		 4646 .get_fpu = emulator_get_fpu,
4647 .put_fpu = emulator_put_fpu,
c4f035c6 4648 .intercept = emulator_intercept,
bdb42f5a 4649 .get_cpuid = emulator_get_cpuid,
bbd9b64e
CO		 4650};
4651
95cb2295
GN		 4652static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask)
4653{
4654 u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(vcpu, mask);
4655 /*
4656 * an sti; sti; sequence only disable interrupts for the first
4657 * instruction. So, if the last instruction, be it emulated or
4658 * not, left the system with the INT_STI flag enabled, it
4659 * means that the last instruction is an sti. We should not
4660 * leave the flag on in this case. The same goes for mov ss
4661 */
4662 if (!(int_shadow & mask))
4663 kvm_x86_ops->set_interrupt_shadow(vcpu, mask);
4664}
4665
54b8486f
GN		 4666static void inject_emulated_exception(struct kvm_vcpu *vcpu)
4667{
4668 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
da9cb575 4669 if (ctxt->exception.vector == PF_VECTOR)
6389ee94 4670 kvm_propagate_fault(vcpu, &ctxt->exception);
da9cb575
AK		 4671 else if (ctxt->exception.error_code_valid)
4672 kvm_queue_exception_e(vcpu, ctxt->exception.vector,
4673 ctxt->exception.error_code);
54b8486f 4674 else
da9cb575 4675 kvm_queue_exception(vcpu, ctxt->exception.vector);
54b8486f
GN		 4676}
4677
dd856efa 4678static void init_decode_cache(struct x86_emulate_ctxt *ctxt)
b5c9ff73 4679{
9dac77fa 4680 memset(&ctxt->twobyte, 0,
dd856efa 4681 (void *)&ctxt->_regs - (void *)&ctxt->twobyte);
b5c9ff73 4682
9dac77fa
AK		 4683 ctxt->fetch.start = 0;
4684 ctxt->fetch.end = 0;
4685 ctxt->io_read.pos = 0;
4686 ctxt->io_read.end = 0;
4687 ctxt->mem_read.pos = 0;
4688 ctxt->mem_read.end = 0;
b5c9ff73
TY		 4689}
4690
8ec4722d
MG		 4691static void init_emulate_ctxt(struct kvm_vcpu *vcpu)
4692{
adf52235 4693 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d
MG		 4694 int cs_db, cs_l;
4695
8ec4722d
MG		 4696 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
4697
adf52235
TY		 4698 ctxt->eflags = kvm_get_rflags(vcpu);
4699 ctxt->eip = kvm_rip_read(vcpu);
4700 ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
4701 (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 :
4702 cs_l ? X86EMUL_MODE_PROT64 :
4703 cs_db ? X86EMUL_MODE_PROT32 :
4704 X86EMUL_MODE_PROT16;
4705 ctxt->guest_mode = is_guest_mode(vcpu);
4706
dd856efa 4707 init_decode_cache(ctxt);
7ae441ea 4708 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
8ec4722d
MG		 4709}
4710
71f9833b 4711int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip)
63995653 4712{
9d74191a 4713 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
63995653
MG		 4714 int ret;
4715
4716 init_emulate_ctxt(vcpu);
4717
9dac77fa
AK		 4718 ctxt->op_bytes = 2;
4719 ctxt->ad_bytes = 2;
4720 ctxt->_eip = ctxt->eip + inc_eip;
9d74191a 4721 ret = emulate_int_real(ctxt, irq);
63995653
MG		 4722
4723 if (ret != X86EMUL_CONTINUE)
4724 return EMULATE_FAIL;
4725
9dac77fa 4726 ctxt->eip = ctxt->_eip;
9d74191a
TY		 4727 kvm_rip_write(vcpu, ctxt->eip);
4728 kvm_set_rflags(vcpu, ctxt->eflags);
63995653
MG		 4729
4730 if (irq == NMI_VECTOR)
7460fb4a 4731 vcpu->arch.nmi_pending = 0;
63995653
MG		 4732 else
4733 vcpu->arch.interrupt.pending = false;
4734
4735 return EMULATE_DONE;
4736}
4737EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt);
4738
6d77dbfc
GN		 4739static int handle_emulation_failure(struct kvm_vcpu *vcpu)
4740{
fc3a9157
JR		 4741 int r = EMULATE_DONE;
4742
6d77dbfc
GN		 4743 ++vcpu->stat.insn_emulation_fail;
4744 trace_kvm_emulate_insn_failed(vcpu);
fc3a9157
JR		 4745 if (!is_guest_mode(vcpu)) {
4746 vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR;
4747 vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION;
4748 vcpu->run->internal.ndata = 0;
4749 r = EMULATE_FAIL;
4750 }
6d77dbfc 4751 kvm_queue_exception(vcpu, UD_VECTOR);
fc3a9157
JR		 4752
4753 return r;
6d77dbfc
GN		 4754}
4755
93c05d3e
XG		 4756static bool reexecute_instruction(struct kvm_vcpu *vcpu, gva_t cr2,
4757 bool write_fault_to_shadow_pgtable)
a6f177ef 4758{
95b3cf69 4759 gpa_t gpa = cr2;
8e3d9d06 4760 pfn_t pfn;
a6f177ef 4761
95b3cf69
XG		 4762 if (!vcpu->arch.mmu.direct_map) {
4763 /*
4764 * Write permission should be allowed since only
4765 * write access need to be emulated.
4766 */
4767 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
22368028 4768
95b3cf69
XG		 4769 /*
4770 * If the mapping is invalid in guest, let cpu retry
4771 * it to generate fault.
4772 */
4773 if (gpa == UNMAPPED_GVA)
4774 return true;
4775 }
a6f177ef 4776
8e3d9d06
XG		 4777 /*
4778 * Do not retry the unhandleable instruction if it faults on the
4779 * readonly host memory, otherwise it will goto a infinite loop:
4780 * retry instruction -> write #PF -> emulation fail -> retry
4781 * instruction -> ...
4782 */
4783 pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa));
95b3cf69
XG		 4784
4785 /*
4786 * If the instruction failed on the error pfn, it can not be fixed,
4787 * report the error to userspace.
4788 */
4789 if (is_error_noslot_pfn(pfn))
4790 return false;
4791
4792 kvm_release_pfn_clean(pfn);
4793
4794 /* The instructions are well-emulated on direct mmu. */
4795 if (vcpu->arch.mmu.direct_map) {
4796 unsigned int indirect_shadow_pages;
4797
4798 spin_lock(&vcpu->kvm->mmu_lock);
4799 indirect_shadow_pages = vcpu->kvm->arch.indirect_shadow_pages;
4800 spin_unlock(&vcpu->kvm->mmu_lock);
4801
4802 if (indirect_shadow_pages)
4803 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
4804
a6f177ef 4805 return true;
8e3d9d06 4806 }
a6f177ef 4807
95b3cf69
XG		 4808 /*
4809 * if emulation was due to access to shadowed page table
4810 * and it failed try to unshadow page and re-enter the
4811 * guest to let CPU execute the instruction.
4812 */
4813 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
93c05d3e
XG		 4814
4815 /*
4816 * If the access faults on its page table, it can not
4817 * be fixed by unprotecting shadow page and it should
4818 * be reported to userspace.
4819 */
4820 return !write_fault_to_shadow_pgtable;
a6f177ef
GN		 4821}
4822
1cb3f3ae
XG		 4823static bool retry_instruction(struct x86_emulate_ctxt *ctxt,
4824 unsigned long cr2, int emulation_type)
4825{
4826 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
4827 unsigned long last_retry_eip, last_retry_addr, gpa = cr2;
4828
4829 last_retry_eip = vcpu->arch.last_retry_eip;
4830 last_retry_addr = vcpu->arch.last_retry_addr;
4831
4832 /*
4833 * If the emulation is caused by #PF and it is non-page_table
4834 * writing instruction, it means the VM-EXIT is caused by shadow
4835 * page protected, we can zap the shadow page and retry this
4836 * instruction directly.
4837 *
4838 * Note: if the guest uses a non-page-table modifying instruction
4839 * on the PDE that points to the instruction, then we will unmap
4840 * the instruction and go to an infinite loop. So, we cache the
4841 * last retried eip and the last fault address, if we meet the eip
4842 * and the address again, we can break out of the potential infinite
4843 * loop.
4844 */
4845 vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0;
4846
4847 if (!(emulation_type & EMULTYPE_RETRY))
4848 return false;
4849
4850 if (x86_page_table_writing_insn(ctxt))
4851 return false;
4852
4853 if (ctxt->eip == last_retry_eip && last_retry_addr == cr2)
4854 return false;
4855
4856 vcpu->arch.last_retry_eip = ctxt->eip;
4857 vcpu->arch.last_retry_addr = cr2;
4858
4859 if (!vcpu->arch.mmu.direct_map)
4860 gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL);
4861
22368028 4862 kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa));
1cb3f3ae
XG		 4863
4864 return true;
4865}
4866
716d51ab
GN		 4867static int complete_emulated_mmio(struct kvm_vcpu *vcpu);
4868static int complete_emulated_pio(struct kvm_vcpu *vcpu);
4869
51d8b661
AP		 4870int x86_emulate_instruction(struct kvm_vcpu *vcpu,
4871 unsigned long cr2,
dc25e89e
AP		 4872 int emulation_type,
4873 void *insn,
4874 int insn_len)
bbd9b64e 4875{
95cb2295 4876 int r;
9d74191a 4877 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
7ae441ea 4878 bool writeback = true;
93c05d3e 4879 bool write_fault_to_spt = vcpu->arch.write_fault_to_shadow_pgtable;
bbd9b64e 4880
93c05d3e
XG		 4881 /*
4882 * Clear write_fault_to_shadow_pgtable here to ensure it is
4883 * never reused.
4884 */
4885 vcpu->arch.write_fault_to_shadow_pgtable = false;
26eef70c 4886 kvm_clear_exception_queue(vcpu);
8d7d8102 4887
571008da 4888 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
8ec4722d 4889 init_emulate_ctxt(vcpu);
9d74191a
TY		 4890 ctxt->interruptibility = 0;
4891 ctxt->have_exception = false;
4892 ctxt->perm_ok = false;
bbd9b64e 4893
9d74191a 4894 ctxt->only_vendor_specific_insn
4005996e
AK		 4895 = emulation_type & EMULTYPE_TRAP_UD;
4896
9d74191a 4897 r = x86_decode_insn(ctxt, insn, insn_len);
bbd9b64e 4898
e46479f8 4899 trace_kvm_emulate_insn_start(vcpu);
f2b5756b 4900 ++vcpu->stat.insn_emulation;
1d2887e2 4901 if (r != EMULATION_OK) {
4005996e
AK		 4902 if (emulation_type & EMULTYPE_TRAP_UD)
4903 return EMULATE_FAIL;
93c05d3e
XG		 4904 if (reexecute_instruction(vcpu, cr2,
4905 write_fault_to_spt))
bbd9b64e 4906 return EMULATE_DONE;
6d77dbfc
GN		 4907 if (emulation_type & EMULTYPE_SKIP)
4908 return EMULATE_FAIL;
4909 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 4910 }
4911 }
4912
ba8afb6b 4913 if (emulation_type & EMULTYPE_SKIP) {
9dac77fa 4914 kvm_rip_write(vcpu, ctxt->_eip);
ba8afb6b
GN		 4915 return EMULATE_DONE;
4916 }
4917
1cb3f3ae
XG		 4918 if (retry_instruction(ctxt, cr2, emulation_type))
4919 return EMULATE_DONE;
4920
7ae441ea 4921 /* this is needed for vmware backdoor interface to work since it
4d2179e1 4922 changes registers values during IO operation */
7ae441ea
GN		 4923 if (vcpu->arch.emulate_regs_need_sync_from_vcpu) {
4924 vcpu->arch.emulate_regs_need_sync_from_vcpu = false;
dd856efa 4925 emulator_invalidate_register_cache(ctxt);
7ae441ea 4926 }
4d2179e1 4927
5cd21917 4928restart:
9d74191a 4929 r = x86_emulate_insn(ctxt);
bbd9b64e 4930
775fde86
JR		 4931 if (r == EMULATION_INTERCEPTED)
4932 return EMULATE_DONE;
4933
d2ddd1c4 4934 if (r == EMULATION_FAILED) {
93c05d3e 4935 if (reexecute_instruction(vcpu, cr2, write_fault_to_spt))
c3cd7ffa
GN		 4936 return EMULATE_DONE;
4937
6d77dbfc 4938 return handle_emulation_failure(vcpu);
bbd9b64e
CO		 4939 }
4940
9d74191a 4941 if (ctxt->have_exception) {
54b8486f 4942 inject_emulated_exception(vcpu);
d2ddd1c4
GN		 4943 r = EMULATE_DONE;
4944 } else if (vcpu->arch.pio.count) {
3457e419
GN		 4945 if (!vcpu->arch.pio.in)
4946 vcpu->arch.pio.count = 0;
716d51ab 4947 else {
7ae441ea 4948 writeback = false;
716d51ab
GN		 4949 vcpu->arch.complete_userspace_io = complete_emulated_pio;
4950 }
e85d28f8 4951 r = EMULATE_DO_MMIO;
7ae441ea
GN		 4952 } else if (vcpu->mmio_needed) {
4953 if (!vcpu->mmio_is_write)
4954 writeback = false;
e85d28f8 4955 r = EMULATE_DO_MMIO;
716d51ab 4956 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
7ae441ea 4957 } else if (r == EMULATION_RESTART)
5cd21917 4958 goto restart;
d2ddd1c4
GN		 4959 else
4960 r = EMULATE_DONE;
f850e2e6 4961
7ae441ea 4962 if (writeback) {
9d74191a
TY		 4963 toggle_interruptibility(vcpu, ctxt->interruptibility);
4964 kvm_set_rflags(vcpu, ctxt->eflags);
7ae441ea 4965 kvm_make_request(KVM_REQ_EVENT, vcpu);
7ae441ea 4966 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
9d74191a 4967 kvm_rip_write(vcpu, ctxt->eip);
7ae441ea
GN		 4968 } else
4969 vcpu->arch.emulate_regs_need_sync_to_vcpu = true;
e85d28f8
GN		 4970
4971 return r;
de7d789a 4972}
51d8b661 4973EXPORT_SYMBOL_GPL(x86_emulate_instruction);
de7d789a 4974
cf8f70bf 4975int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
de7d789a 4976{
cf8f70bf 4977 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
ca1d4a9e
AK		 4978 int ret = emulator_pio_out_emulated(&vcpu->arch.emulate_ctxt,
4979 size, port, &val, 1);
cf8f70bf 4980 /* do not return to emulator after return from userspace */
7972995b 4981 vcpu->arch.pio.count = 0;
de7d789a
CO		 4982 return ret;
4983}
cf8f70bf 4984EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
de7d789a 4985
8cfdc000
ZA		 4986static void tsc_bad(void *info)
4987{
0a3aee0d 4988 __this_cpu_write(cpu_tsc_khz, 0);
8cfdc000
ZA		 4989}
4990
4991static void tsc_khz_changed(void *data)
c8076604 4992{
8cfdc000
ZA		 4993 struct cpufreq_freqs *freq = data;
4994 unsigned long khz = 0;
4995
4996 if (data)
4997 khz = freq->new;
4998 else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
4999 khz = cpufreq_quick_get(raw_smp_processor_id());
5000 if (!khz)
5001 khz = tsc_khz;
0a3aee0d 5002 __this_cpu_write(cpu_tsc_khz, khz);
c8076604
GH		 5003}
5004
c8076604
GH		 5005static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
5006 void *data)
5007{
5008 struct cpufreq_freqs *freq = data;
5009 struct kvm *kvm;
5010 struct kvm_vcpu *vcpu;
5011 int i, send_ipi = 0;
5012
8cfdc000
ZA		 5013 /*
5014 * We allow guests to temporarily run on slowing clocks,
5015 * provided we notify them after, or to run on accelerating
5016 * clocks, provided we notify them before. Thus time never
5017 * goes backwards.
5018 *
5019 * However, we have a problem. We can't atomically update
5020 * the frequency of a given CPU from this function; it is
5021 * merely a notifier, which can be called from any CPU.
5022 * Changing the TSC frequency at arbitrary points in time
5023 * requires a recomputation of local variables related to
5024 * the TSC for each VCPU. We must flag these local variables
5025 * to be updated and be sure the update takes place with the
5026 * new frequency before any guests proceed.
5027 *
5028 * Unfortunately, the combination of hotplug CPU and frequency
5029 * change creates an intractable locking scenario; the order
5030 * of when these callouts happen is undefined with respect to
5031 * CPU hotplug, and they can race with each other. As such,
5032 * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is
5033 * undefined; you can actually have a CPU frequency change take
5034 * place in between the computation of X and the setting of the
5035 * variable. To protect against this problem, all updates of
5036 * the per_cpu tsc_khz variable are done in an interrupt
5037 * protected IPI, and all callers wishing to update the value
5038 * must wait for a synchronous IPI to complete (which is trivial
5039 * if the caller is on the CPU already). This establishes the
5040 * necessary total order on variable updates.
5041 *
5042 * Note that because a guest time update may take place
5043 * anytime after the setting of the VCPU's request bit, the
5044 * correct TSC value must be set before the request. However,
5045 * to ensure the update actually makes it to any guest which
5046 * starts running in hardware virtualization between the set
5047 * and the acquisition of the spinlock, we must also ping the
5048 * CPU after setting the request bit.
5049 *
5050 */
5051
c8076604
GH		 5052 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
5053 return 0;
5054 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
5055 return 0;
8cfdc000
ZA		 5056
5057 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604 5058
e935b837 5059 raw_spin_lock(&kvm_lock);
c8076604 5060 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 5061 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 5062 if (vcpu->cpu != freq->cpu)
5063 continue;
c285545f 5064 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
c8076604 5065 if (vcpu->cpu != smp_processor_id())
8cfdc000 5066 send_ipi = 1;
c8076604
GH		 5067 }
5068 }
e935b837 5069 raw_spin_unlock(&kvm_lock);
c8076604
GH		 5070
5071 if (freq->old < freq->new && send_ipi) {
5072 /*
5073 * We upscale the frequency. Must make the guest
5074 * doesn't see old kvmclock values while running with
5075 * the new frequency, otherwise we risk the guest sees
5076 * time go backwards.
5077 *
5078 * In case we update the frequency for another cpu
5079 * (which might be in guest context) send an interrupt
5080 * to kick the cpu out of guest context. Next time
5081 * guest context is entered kvmclock will be updated,
5082 * so the guest will not see stale values.
5083 */
8cfdc000 5084 smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1);
c8076604
GH		 5085 }
5086 return 0;
5087}
5088
5089static struct notifier_block kvmclock_cpufreq_notifier_block = {
8cfdc000
ZA		 5090 .notifier_call = kvmclock_cpufreq_notifier
5091};
5092
5093static int kvmclock_cpu_notifier(struct notifier_block *nfb,
5094 unsigned long action, void *hcpu)
5095{
5096 unsigned int cpu = (unsigned long)hcpu;
5097
5098 switch (action) {
5099 case CPU_ONLINE:
5100 case CPU_DOWN_FAILED:
5101 smp_call_function_single(cpu, tsc_khz_changed, NULL, 1);
5102 break;
5103 case CPU_DOWN_PREPARE:
5104 smp_call_function_single(cpu, tsc_bad, NULL, 1);
5105 break;
5106 }
5107 return NOTIFY_OK;
5108}
5109
5110static struct notifier_block kvmclock_cpu_notifier_block = {
5111 .notifier_call = kvmclock_cpu_notifier,
5112 .priority = -INT_MAX
c8076604
GH		 5113};
5114
b820cc0c
ZA		 5115static void kvm_timer_init(void)
5116{
5117 int cpu;
5118
c285545f 5119 max_tsc_khz = tsc_khz;
8cfdc000 5120 register_hotcpu_notifier(&kvmclock_cpu_notifier_block);
b820cc0c 5121 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
c285545f
ZA		 5122#ifdef CONFIG_CPU_FREQ
5123 struct cpufreq_policy policy;
5124 memset(&policy, 0, sizeof(policy));
3e26f230
AK		 5125 cpu = get_cpu();
5126 cpufreq_get_policy(&policy, cpu);
c285545f
ZA		 5127 if (policy.cpuinfo.max_freq)
5128 max_tsc_khz = policy.cpuinfo.max_freq;
3e26f230 5129 put_cpu();
c285545f 5130#endif
b820cc0c
ZA		 5131 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
5132 CPUFREQ_TRANSITION_NOTIFIER);
5133 }
c285545f 5134 pr_debug("kvm: max_tsc_khz = %ld\n", max_tsc_khz);
8cfdc000
ZA		 5135 for_each_online_cpu(cpu)
5136 smp_call_function_single(cpu, tsc_khz_changed, NULL, 1);
b820cc0c
ZA		 5137}
5138
ff9d07a0
ZY		 5139static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
5140
f5132b01 5141int kvm_is_in_guest(void)
ff9d07a0 5142{
086c9855 5143 return __this_cpu_read(current_vcpu) != NULL;
ff9d07a0
ZY		 5144}
5145
5146static int kvm_is_user_mode(void)
5147{
5148 int user_mode = 3;
dcf46b94 5149
086c9855
AS		 5150 if (__this_cpu_read(current_vcpu))
5151 user_mode = kvm_x86_ops->get_cpl(__this_cpu_read(current_vcpu));
dcf46b94 5152
ff9d07a0
ZY		 5153 return user_mode != 0;
5154}
5155
5156static unsigned long kvm_get_guest_ip(void)
5157{
5158 unsigned long ip = 0;
dcf46b94 5159
086c9855
AS		 5160 if (__this_cpu_read(current_vcpu))
5161 ip = kvm_rip_read(__this_cpu_read(current_vcpu));
dcf46b94 5162
ff9d07a0
ZY		 5163 return ip;
5164}
5165
5166static struct perf_guest_info_callbacks kvm_guest_cbs = {
5167 .is_in_guest = kvm_is_in_guest,
5168 .is_user_mode = kvm_is_user_mode,
5169 .get_guest_ip = kvm_get_guest_ip,
5170};
5171
5172void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
5173{
086c9855 5174 __this_cpu_write(current_vcpu, vcpu);
ff9d07a0
ZY		 5175}
5176EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
5177
5178void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
5179{
086c9855 5180 __this_cpu_write(current_vcpu, NULL);
ff9d07a0
ZY		 5181}
5182EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
5183
ce88decf
XG		 5184static void kvm_set_mmio_spte_mask(void)
5185{
5186 u64 mask;
5187 int maxphyaddr = boot_cpu_data.x86_phys_bits;
5188
5189 /*
5190 * Set the reserved bits and the present bit of an paging-structure
5191 * entry to generate page fault with PFER.RSV = 1.
5192 */
5193 mask = ((1ull << (62 - maxphyaddr + 1)) - 1) << maxphyaddr;
5194 mask |= 1ull;
5195
5196#ifdef CONFIG_X86_64
5197 /*
5198 * If reserved bit is not supported, clear the present bit to disable
5199 * mmio page fault.
5200 */
5201 if (maxphyaddr == 52)
5202 mask &= ~1ull;
5203#endif
5204
5205 kvm_mmu_set_mmio_spte_mask(mask);
5206}
5207
16e8d74d
MT		 5208#ifdef CONFIG_X86_64
5209static void pvclock_gtod_update_fn(struct work_struct *work)
5210{
d828199e
MT		 5211 struct kvm *kvm;
5212
5213 struct kvm_vcpu *vcpu;
5214 int i;
5215
5216 raw_spin_lock(&kvm_lock);
5217 list_for_each_entry(kvm, &vm_list, vm_list)
5218 kvm_for_each_vcpu(i, vcpu, kvm)
5219 set_bit(KVM_REQ_MASTERCLOCK_UPDATE, &vcpu->requests);
5220 atomic_set(&kvm_guest_has_master_clock, 0);
5221 raw_spin_unlock(&kvm_lock);
16e8d74d
MT		 5222}
5223
5224static DECLARE_WORK(pvclock_gtod_work, pvclock_gtod_update_fn);
5225
5226/*
5227 * Notification about pvclock gtod data update.
5228 */
5229static int pvclock_gtod_notify(struct notifier_block *nb, unsigned long unused,
5230 void *priv)
5231{
5232 struct pvclock_gtod_data *gtod = &pvclock_gtod_data;
5233 struct timekeeper *tk = priv;
5234
5235 update_pvclock_gtod(tk);
5236
5237 /* disable master clock if host does not trust, or does not
5238 * use, TSC clocksource
5239 */
5240 if (gtod->clock.vclock_mode != VCLOCK_TSC &&
5241 atomic_read(&kvm_guest_has_master_clock) != 0)
5242 queue_work(system_long_wq, &pvclock_gtod_work);
5243
5244 return 0;
5245}
5246
5247static struct notifier_block pvclock_gtod_notifier = {
5248 .notifier_call = pvclock_gtod_notify,
5249};
5250#endif
5251
f8c16bba 5252int kvm_arch_init(void *opaque)
043405e1 5253{
b820cc0c 5254 int r;
f8c16bba
ZX		 5255 struct kvm_x86_ops *ops = (struct kvm_x86_ops *)opaque;
5256
f8c16bba
ZX		 5257 if (kvm_x86_ops) {
5258 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 5259 r = -EEXIST;
5260 goto out;
f8c16bba
ZX		 5261 }
5262
5263 if (!ops->cpu_has_kvm_support()) {
5264 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 5265 r = -EOPNOTSUPP;
5266 goto out;
f8c16bba
ZX		 5267 }
5268 if (ops->disabled_by_bios()) {
5269 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 5270 r = -EOPNOTSUPP;
5271 goto out;
f8c16bba
ZX		 5272 }
5273
97db56ce
AK		 5274 r = kvm_mmu_module_init();
5275 if (r)
5276 goto out;
5277
ce88decf 5278 kvm_set_mmio_spte_mask();
97db56ce
AK		 5279 kvm_init_msr_list();
5280
f8c16bba 5281 kvm_x86_ops = ops;
7b52345e 5282 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
4b12f0de 5283 PT_DIRTY_MASK, PT64_NX_MASK, 0);
c8076604 5284
b820cc0c 5285 kvm_timer_init();
c8076604 5286
ff9d07a0
ZY		 5287 perf_register_guest_info_callbacks(&kvm_guest_cbs);
5288
2acf923e
DC		 5289 if (cpu_has_xsave)
5290 host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK);
5291
c5cc421b 5292 kvm_lapic_init();
16e8d74d
MT		 5293#ifdef CONFIG_X86_64
5294 pvclock_gtod_register_notifier(&pvclock_gtod_notifier);
5295#endif
5296
f8c16bba 5297 return 0;
56c6d28a
ZX		 5298
5299out:
56c6d28a 5300 return r;
043405e1 5301}
8776e519 5302
f8c16bba
ZX		 5303void kvm_arch_exit(void)
5304{
ff9d07a0
ZY		 5305 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
5306
888d256e
JK		 5307 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
5308 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
5309 CPUFREQ_TRANSITION_NOTIFIER);
8cfdc000 5310 unregister_hotcpu_notifier(&kvmclock_cpu_notifier_block);
16e8d74d
MT		 5311#ifdef CONFIG_X86_64
5312 pvclock_gtod_unregister_notifier(&pvclock_gtod_notifier);
5313#endif
f8c16bba 5314 kvm_x86_ops = NULL;
56c6d28a
ZX		 5315 kvm_mmu_module_exit();
5316}
f8c16bba 5317
8776e519
HB		 5318int kvm_emulate_halt(struct kvm_vcpu *vcpu)
5319{
5320 ++vcpu->stat.halt_exits;
5321 if (irqchip_in_kernel(vcpu->kvm)) {
a4535290 5322 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 5323 return 1;
5324 } else {
5325 vcpu->run->exit_reason = KVM_EXIT_HLT;
5326 return 0;
5327 }
5328}
5329EXPORT_SYMBOL_GPL(kvm_emulate_halt);
5330
55cd8e5a
GN		 5331int kvm_hv_hypercall(struct kvm_vcpu *vcpu)
5332{
5333 u64 param, ingpa, outgpa, ret;
5334 uint16_t code, rep_idx, rep_cnt, res = HV_STATUS_SUCCESS, rep_done = 0;
5335 bool fast, longmode;
5336 int cs_db, cs_l;
5337
5338 /*
5339 * hypercall generates UD from non zero cpl and real mode
5340 * per HYPER-V spec
5341 */
3eeb3288 5342 if (kvm_x86_ops->get_cpl(vcpu) != 0 || !is_protmode(vcpu)) {
55cd8e5a
GN		 5343 kvm_queue_exception(vcpu, UD_VECTOR);
5344 return 0;
5345 }
5346
5347 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
5348 longmode = is_long_mode(vcpu) && cs_l == 1;
5349
5350 if (!longmode) {
ccd46936
GN		 5351 param = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDX) << 32) |
5352 (kvm_register_read(vcpu, VCPU_REGS_RAX) & 0xffffffff);
5353 ingpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RBX) << 32) |
5354 (kvm_register_read(vcpu, VCPU_REGS_RCX) & 0xffffffff);
5355 outgpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDI) << 32) |
5356 (kvm_register_read(vcpu, VCPU_REGS_RSI) & 0xffffffff);
55cd8e5a
GN		 5357 }
5358#ifdef CONFIG_X86_64
5359 else {
5360 param = kvm_register_read(vcpu, VCPU_REGS_RCX);
5361 ingpa = kvm_register_read(vcpu, VCPU_REGS_RDX);
5362 outgpa = kvm_register_read(vcpu, VCPU_REGS_R8);
5363 }
5364#endif
5365
5366 code = param & 0xffff;
5367 fast = (param >> 16) & 0x1;
5368 rep_cnt = (param >> 32) & 0xfff;
5369 rep_idx = (param >> 48) & 0xfff;
5370
5371 trace_kvm_hv_hypercall(code, fast, rep_cnt, rep_idx, ingpa, outgpa);
5372
c25bc163
GN		 5373 switch (code) {
5374 case HV_X64_HV_NOTIFY_LONG_SPIN_WAIT:
5375 kvm_vcpu_on_spin(vcpu);
5376 break;
5377 default:
5378 res = HV_STATUS_INVALID_HYPERCALL_CODE;
5379 break;
5380 }
55cd8e5a
GN		 5381
5382 ret = res | (((u64)rep_done & 0xfff) << 32);
5383 if (longmode) {
5384 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
5385 } else {
5386 kvm_register_write(vcpu, VCPU_REGS_RDX, ret >> 32);
5387 kvm_register_write(vcpu, VCPU_REGS_RAX, ret & 0xffffffff);
5388 }
5389
5390 return 1;
5391}
5392
8776e519
HB		 5393int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
5394{
5395 unsigned long nr, a0, a1, a2, a3, ret;
2f333bcb 5396 int r = 1;
8776e519 5397
55cd8e5a
GN		 5398 if (kvm_hv_hypercall_enabled(vcpu->kvm))
5399 return kvm_hv_hypercall(vcpu);
5400
5fdbf976
MT		 5401 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
5402 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
5403 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
5404 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
5405 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 5406
229456fc 5407 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 5408
8776e519
HB		 5409 if (!is_long_mode(vcpu)) {
5410 nr &= 0xFFFFFFFF;
5411 a0 &= 0xFFFFFFFF;
5412 a1 &= 0xFFFFFFFF;
5413 a2 &= 0xFFFFFFFF;
5414 a3 &= 0xFFFFFFFF;
5415 }
5416
07708c4a
JK		 5417 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
5418 ret = -KVM_EPERM;
5419 goto out;
5420 }
5421
8776e519 5422 switch (nr) {
b93463aa
AK		 5423 case KVM_HC_VAPIC_POLL_IRQ:
5424 ret = 0;
5425 break;
8776e519
HB		 5426 default:
5427 ret = -KVM_ENOSYS;
5428 break;
5429 }
07708c4a 5430out:
5fdbf976 5431 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 5432 ++vcpu->stat.hypercalls;
2f333bcb 5433 return r;
8776e519
HB		 5434}
5435EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
5436
b6785def 5437static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt)
8776e519 5438{
d6aa1000 5439 struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt);
8776e519 5440 char instruction[3];
5fdbf976 5441 unsigned long rip = kvm_rip_read(vcpu);
8776e519 5442
8776e519
HB		 5443 /*
5444 * Blow out the MMU to ensure that no other VCPU has an active mapping
5445 * to ensure that the updated hypercall appears atomically across all
5446 * VCPUs.
5447 */
5448 kvm_mmu_zap_all(vcpu->kvm);
5449
8776e519 5450 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 5451
9d74191a 5452 return emulator_write_emulated(ctxt, rip, instruction, 3, NULL);
8776e519
HB		 5453}
5454
b6c7a5dc
HB		 5455/*
5456 * Check if userspace requested an interrupt window, and that the
5457 * interrupt window is open.
5458 *
5459 * No need to exit to userspace if we already have an interrupt queued.
5460 */
851ba692 5461static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 5462{
8061823a 5463 return (!irqchip_in_kernel(vcpu->kvm) && !kvm_cpu_has_interrupt(vcpu) &&
851ba692 5464 vcpu->run->request_interrupt_window &&
5df56646 5465 kvm_arch_interrupt_allowed(vcpu));
b6c7a5dc
HB		 5466}
5467
851ba692 5468static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 5469{
851ba692
AK		 5470 struct kvm_run *kvm_run = vcpu->run;
5471
91586a3b 5472 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
2d3ad1f4 5473 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 5474 kvm_run->apic_base = kvm_get_apic_base(vcpu);
4531220b 5475 if (irqchip_in_kernel(vcpu->kvm))
b6c7a5dc 5476 kvm_run->ready_for_interrupt_injection = 1;
4531220b 5477 else
b6c7a5dc 5478 kvm_run->ready_for_interrupt_injection =
fa9726b0
GN		 5479 kvm_arch_interrupt_allowed(vcpu) &&
5480 !kvm_cpu_has_interrupt(vcpu) &&
5481 !kvm_event_needs_reinjection(vcpu);
b6c7a5dc
HB		 5482}
5483
4484141a 5484static int vapic_enter(struct kvm_vcpu *vcpu)
b93463aa
AK		 5485{
5486 struct kvm_lapic *apic = vcpu->arch.apic;
5487 struct page *page;
5488
5489 if (!apic || !apic->vapic_addr)
4484141a 5490 return 0;
b93463aa
AK		 5491
5492 page = gfn_to_page(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
4484141a
XG		 5493 if (is_error_page(page))
5494 return -EFAULT;
72dc67a6
IE		 5495
5496 vcpu->arch.apic->vapic_page = page;
4484141a 5497 return 0;
b93463aa
AK		 5498}
5499
5500static void vapic_exit(struct kvm_vcpu *vcpu)
5501{
5502 struct kvm_lapic *apic = vcpu->arch.apic;
f656ce01 5503 int idx;
b93463aa
AK		 5504
5505 if (!apic || !apic->vapic_addr)
5506 return;
5507
f656ce01 5508 idx = srcu_read_lock(&vcpu->kvm->srcu);
b93463aa
AK		 5509 kvm_release_page_dirty(apic->vapic_page);
5510 mark_page_dirty(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
f656ce01 5511 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b93463aa
AK		 5512}
5513
95ba8273
GN		 5514static void update_cr8_intercept(struct kvm_vcpu *vcpu)
5515{
5516 int max_irr, tpr;
5517
5518 if (!kvm_x86_ops->update_cr8_intercept)
5519 return;
5520
88c808fd
AK		 5521 if (!vcpu->arch.apic)
5522 return;
5523
8db3baa2
GN		 5524 if (!vcpu->arch.apic->vapic_addr)
5525 max_irr = kvm_lapic_find_highest_irr(vcpu);
5526 else
5527 max_irr = -1;
95ba8273
GN		 5528
5529 if (max_irr != -1)
5530 max_irr >>= 4;
5531
5532 tpr = kvm_lapic_get_cr8(vcpu);
5533
5534 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
5535}
5536
851ba692 5537static void inject_pending_event(struct kvm_vcpu *vcpu)
95ba8273
GN		 5538{
5539 /* try to reinject previous events if any */
b59bb7bd 5540 if (vcpu->arch.exception.pending) {
5c1c85d0
AK		 5541 trace_kvm_inj_exception(vcpu->arch.exception.nr,
5542 vcpu->arch.exception.has_error_code,
5543 vcpu->arch.exception.error_code);
b59bb7bd
GN		 5544 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
5545 vcpu->arch.exception.has_error_code,
ce7ddec4
JR		 5546 vcpu->arch.exception.error_code,
5547 vcpu->arch.exception.reinject);
b59bb7bd
GN		 5548 return;
5549 }
5550
95ba8273
GN		 5551 if (vcpu->arch.nmi_injected) {
5552 kvm_x86_ops->set_nmi(vcpu);
5553 return;
5554 }
5555
5556 if (vcpu->arch.interrupt.pending) {
66fd3f7f 5557 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 5558 return;
5559 }
5560
5561 /* try to inject new event if pending */
5562 if (vcpu->arch.nmi_pending) {
5563 if (kvm_x86_ops->nmi_allowed(vcpu)) {
7460fb4a 5564 --vcpu->arch.nmi_pending;
95ba8273
GN		 5565 vcpu->arch.nmi_injected = true;
5566 kvm_x86_ops->set_nmi(vcpu);
5567 }
5568 } else if (kvm_cpu_has_interrupt(vcpu)) {
5569 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 5570 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
5571 false);
5572 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 5573 }
5574 }
5575}
5576
2acf923e
DC		 5577static void kvm_load_guest_xcr0(struct kvm_vcpu *vcpu)
5578{
5579 if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE) &&
5580 !vcpu->guest_xcr0_loaded) {
5581 /* kvm_set_xcr() also depends on this */
5582 xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0);
5583 vcpu->guest_xcr0_loaded = 1;
5584 }
5585}
5586
5587static void kvm_put_guest_xcr0(struct kvm_vcpu *vcpu)
5588{
5589 if (vcpu->guest_xcr0_loaded) {
5590 if (vcpu->arch.xcr0 != host_xcr0)
5591 xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0);
5592 vcpu->guest_xcr0_loaded = 0;
5593 }
5594}
5595
7460fb4a
AK		 5596static void process_nmi(struct kvm_vcpu *vcpu)
5597{
5598 unsigned limit = 2;
5599
5600 /*
5601 * x86 is limited to one NMI running, and one NMI pending after it.
5602 * If an NMI is already in progress, limit further NMIs to just one.
5603 * Otherwise, allow two (and we'll inject the first one immediately).
5604 */
5605 if (kvm_x86_ops->get_nmi_mask(vcpu) || vcpu->arch.nmi_injected)
5606 limit = 1;
5607
5608 vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0);
5609 vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit);
5610 kvm_make_request(KVM_REQ_EVENT, vcpu);
5611}
5612
d828199e
MT		 5613static void kvm_gen_update_masterclock(struct kvm *kvm)
5614{
5615#ifdef CONFIG_X86_64
5616 int i;
5617 struct kvm_vcpu *vcpu;
5618 struct kvm_arch *ka = &kvm->arch;
5619
5620 spin_lock(&ka->pvclock_gtod_sync_lock);
5621 kvm_make_mclock_inprogress_request(kvm);
5622 /* no guest entries from this point */
5623 pvclock_update_vm_gtod_copy(kvm);
5624
5625 kvm_for_each_vcpu(i, vcpu, kvm)
5626 set_bit(KVM_REQ_CLOCK_UPDATE, &vcpu->requests);
5627
5628 /* guest entries allowed */
5629 kvm_for_each_vcpu(i, vcpu, kvm)
5630 clear_bit(KVM_REQ_MCLOCK_INPROGRESS, &vcpu->requests);
5631
5632 spin_unlock(&ka->pvclock_gtod_sync_lock);
5633#endif
5634}
5635
851ba692 5636static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 5637{
5638 int r;
6a8b1d13 5639 bool req_int_win = !irqchip_in_kernel(vcpu->kvm) &&
851ba692 5640 vcpu->run->request_interrupt_window;
d6185f20 5641 bool req_immediate_exit = 0;
b6c7a5dc 5642
3e007509 5643 if (vcpu->requests) {
a8eeb04a 5644 if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu))
2e53d63a 5645 kvm_mmu_unload(vcpu);
a8eeb04a 5646 if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu))
2f599714 5647 __kvm_migrate_timers(vcpu);
d828199e
MT		 5648 if (kvm_check_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu))
5649 kvm_gen_update_masterclock(vcpu->kvm);
34c238a1
ZA		 5650 if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) {
5651 r = kvm_guest_time_update(vcpu);
8cfdc000
ZA		 5652 if (unlikely(r))
5653 goto out;
5654 }
a8eeb04a 5655 if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu))
4731d4c7 5656 kvm_mmu_sync_roots(vcpu);
a8eeb04a 5657 if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu))
d4acf7e7 5658 kvm_x86_ops->tlb_flush(vcpu);
a8eeb04a 5659 if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) {
851ba692 5660 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 5661 r = 0;
5662 goto out;
5663 }
a8eeb04a 5664 if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) {
851ba692 5665 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
71c4dfaf
JR		 5666 r = 0;
5667 goto out;
5668 }
a8eeb04a 5669 if (kvm_check_request(KVM_REQ_DEACTIVATE_FPU, vcpu)) {
02daab21
AK		 5670 vcpu->fpu_active = 0;
5671 kvm_x86_ops->fpu_deactivate(vcpu);
5672 }
af585b92
GN		 5673 if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) {
5674 /* Page is swapped out. Do synthetic halt */
5675 vcpu->arch.apf.halted = true;
5676 r = 1;
5677 goto out;
5678 }
c9aaa895
GC		 5679 if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu))
5680 record_steal_time(vcpu);
7460fb4a
AK		 5681 if (kvm_check_request(KVM_REQ_NMI, vcpu))
5682 process_nmi(vcpu);
d6185f20
NHE		 5683 req_immediate_exit =
5684 kvm_check_request(KVM_REQ_IMMEDIATE_EXIT, vcpu);
f5132b01
GN		 5685 if (kvm_check_request(KVM_REQ_PMU, vcpu))
5686 kvm_handle_pmu_event(vcpu);
5687 if (kvm_check_request(KVM_REQ_PMI, vcpu))
5688 kvm_deliver_pmi(vcpu);
2f52d58c 5689 }
b93463aa 5690
b463a6f7
AK		 5691 if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) {
5692 inject_pending_event(vcpu);
5693
5694 /* enable NMI/IRQ window open exits if needed */
7460fb4a 5695 if (vcpu->arch.nmi_pending)
b463a6f7
AK		 5696 kvm_x86_ops->enable_nmi_window(vcpu);
5697 else if (kvm_cpu_has_interrupt(vcpu) || req_int_win)
5698 kvm_x86_ops->enable_irq_window(vcpu);
5699
5700 if (kvm_lapic_enabled(vcpu)) {
5701 update_cr8_intercept(vcpu);
5702 kvm_lapic_sync_to_vapic(vcpu);
5703 }
5704 }
5705
d8368af8
AK		 5706 r = kvm_mmu_reload(vcpu);
5707 if (unlikely(r)) {
d905c069 5708 goto cancel_injection;
d8368af8
AK		 5709 }
5710
b6c7a5dc
HB		 5711 preempt_disable();
5712
5713 kvm_x86_ops->prepare_guest_switch(vcpu);
2608d7a1
AK		 5714 if (vcpu->fpu_active)
5715 kvm_load_guest_fpu(vcpu);
2acf923e 5716 kvm_load_guest_xcr0(vcpu);
b6c7a5dc 5717
6b7e2d09
XG		 5718 vcpu->mode = IN_GUEST_MODE;
5719
5720 /* We should set ->mode before check ->requests,
5721 * see the comment in make_all_cpus_request.
5722 */
5723 smp_mb();
b6c7a5dc 5724
d94e1dc9 5725 local_irq_disable();
32f88400 5726
6b7e2d09 5727 if (vcpu->mode == EXITING_GUEST_MODE || vcpu->requests
d94e1dc9 5728 || need_resched() || signal_pending(current)) {
6b7e2d09 5729 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 5730 smp_wmb();
6c142801
AK		 5731 local_irq_enable();
5732 preempt_enable();
5733 r = 1;
d905c069 5734 goto cancel_injection;
6c142801
AK		 5735 }
5736
f656ce01 5737 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
3200f405 5738
d6185f20
NHE		 5739 if (req_immediate_exit)
5740 smp_send_reschedule(vcpu->cpu);
5741
b6c7a5dc
HB		 5742 kvm_guest_enter();
5743
42dbaa5a 5744 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 5745 set_debugreg(0, 7);
5746 set_debugreg(vcpu->arch.eff_db[0], 0);
5747 set_debugreg(vcpu->arch.eff_db[1], 1);
5748 set_debugreg(vcpu->arch.eff_db[2], 2);
5749 set_debugreg(vcpu->arch.eff_db[3], 3);
5750 }
b6c7a5dc 5751
229456fc 5752 trace_kvm_entry(vcpu->vcpu_id);
851ba692 5753 kvm_x86_ops->run(vcpu);
b6c7a5dc 5754
24f1e32c
FW		 5755 /*
5756 * If the guest has used debug registers, at least dr7
5757 * will be disabled while returning to the host.
5758 * If we don't have active breakpoints in the host, we don't
5759 * care about the messed up debug address registers. But if
5760 * we have some of them active, restore the old state.
5761 */
59d8eb53 5762 if (hw_breakpoint_active())
24f1e32c 5763 hw_breakpoint_restore();
42dbaa5a 5764
886b470c
MT		 5765 vcpu->arch.last_guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu,
5766 native_read_tsc());
1d5f066e 5767
6b7e2d09 5768 vcpu->mode = OUTSIDE_GUEST_MODE;
d94e1dc9 5769 smp_wmb();
b6c7a5dc
HB		 5770 local_irq_enable();
5771
5772 ++vcpu->stat.exits;
5773
5774 /*
5775 * We must have an instruction between local_irq_enable() and
5776 * kvm_guest_exit(), so the timer interrupt isn't delayed by
5777 * the interrupt shadow. The stat.exits increment will do nicely.
5778 * But we need to prevent reordering, hence this barrier():
5779 */
5780 barrier();
5781
5782 kvm_guest_exit();
5783
5784 preempt_enable();
5785
f656ce01 5786 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 5787
b6c7a5dc
HB		 5788 /*
5789 * Profile KVM exit RIPs:
5790 */
5791 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 5792 unsigned long rip = kvm_rip_read(vcpu);
5793 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 5794 }
5795
cc578287
ZA		 5796 if (unlikely(vcpu->arch.tsc_always_catchup))
5797 kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu);
298101da 5798
5cfb1d5a
MT		 5799 if (vcpu->arch.apic_attention)
5800 kvm_lapic_sync_from_vapic(vcpu);
b93463aa 5801
851ba692 5802 r = kvm_x86_ops->handle_exit(vcpu);
d905c069
MT		 5803 return r;
5804
5805cancel_injection:
5806 kvm_x86_ops->cancel_injection(vcpu);
ae7a2a3f
MT		 5807 if (unlikely(vcpu->arch.apic_attention))
5808 kvm_lapic_sync_from_vapic(vcpu);
d7690175
MT		 5809out:
5810 return r;
5811}
b6c7a5dc 5812
09cec754 5813
851ba692 5814static int __vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 5815{
5816 int r;
f656ce01 5817 struct kvm *kvm = vcpu->kvm;
d7690175
MT		 5818
5819 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED)) {
1b10bf31
JK		 5820 pr_debug("vcpu %d received sipi with vector # %x\n",
5821 vcpu->vcpu_id, vcpu->arch.sipi_vector);
d7690175 5822 kvm_lapic_reset(vcpu);
8b6e4547 5823 r = kvm_vcpu_reset(vcpu);
d7690175
MT		 5824 if (r)
5825 return r;
5826 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
b6c7a5dc
HB		 5827 }
5828
f656ce01 5829 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
4484141a
XG		 5830 r = vapic_enter(vcpu);
5831 if (r) {
5832 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
5833 return r;
5834 }
d7690175
MT		 5835
5836 r = 1;
5837 while (r > 0) {
af585b92
GN		 5838 if (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE &&
5839 !vcpu->arch.apf.halted)
851ba692 5840 r = vcpu_enter_guest(vcpu);
d7690175 5841 else {
f656ce01 5842 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
d7690175 5843 kvm_vcpu_block(vcpu);
f656ce01 5844 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
a8eeb04a 5845 if (kvm_check_request(KVM_REQ_UNHALT, vcpu))
09cec754
GN		 5846 {
5847 switch(vcpu->arch.mp_state) {
5848 case KVM_MP_STATE_HALTED:
d7690175 5849 vcpu->arch.mp_state =
09cec754
GN		 5850 KVM_MP_STATE_RUNNABLE;
5851 case KVM_MP_STATE_RUNNABLE:
af585b92 5852 vcpu->arch.apf.halted = false;
09cec754
GN		 5853 break;
5854 case KVM_MP_STATE_SIPI_RECEIVED:
5855 default:
5856 r = -EINTR;
5857 break;
5858 }
5859 }
d7690175
MT		 5860 }
5861
09cec754
GN		 5862 if (r <= 0)
5863 break;
5864
5865 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
5866 if (kvm_cpu_has_pending_timer(vcpu))
5867 kvm_inject_pending_timer_irqs(vcpu);
5868
851ba692 5869 if (dm_request_for_irq_injection(vcpu)) {
09cec754 5870 r = -EINTR;
851ba692 5871 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 5872 ++vcpu->stat.request_irq_exits;
5873 }
af585b92
GN		 5874
5875 kvm_check_async_pf_completion(vcpu);
5876
09cec754
GN		 5877 if (signal_pending(current)) {
5878 r = -EINTR;
851ba692 5879 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 5880 ++vcpu->stat.signal_exits;
5881 }
5882 if (need_resched()) {
f656ce01 5883 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
09cec754 5884 kvm_resched(vcpu);
f656ce01 5885 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 5886 }
b6c7a5dc
HB		 5887 }
5888
f656ce01 5889 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
b6c7a5dc 5890
b93463aa
AK		 5891 vapic_exit(vcpu);
5892
b6c7a5dc
HB		 5893 return r;
5894}
5895
716d51ab
GN		 5896static inline int complete_emulated_io(struct kvm_vcpu *vcpu)
5897{
5898 int r;
5899 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
5900 r = emulate_instruction(vcpu, EMULTYPE_NO_DECODE);
5901 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
5902 if (r != EMULATE_DONE)
5903 return 0;
5904 return 1;
5905}
5906
5907static int complete_emulated_pio(struct kvm_vcpu *vcpu)
5908{
5909 BUG_ON(!vcpu->arch.pio.count);
5910
5911 return complete_emulated_io(vcpu);
5912}
5913
f78146b0
AK		 5914/*
5915 * Implements the following, as a state machine:
5916 *
5917 * read:
5918 * for each fragment
87da7e66
XG		 5919 * for each mmio piece in the fragment
5920 * write gpa, len
5921 * exit
5922 * copy data
f78146b0
AK		 5923 * execute insn
5924 *
5925 * write:
5926 * for each fragment
87da7e66
XG		 5927 * for each mmio piece in the fragment
5928 * write gpa, len
5929 * copy data
5930 * exit
f78146b0 5931 */
716d51ab 5932static int complete_emulated_mmio(struct kvm_vcpu *vcpu)
5287f194
AK		 5933{
5934 struct kvm_run *run = vcpu->run;
f78146b0 5935 struct kvm_mmio_fragment *frag;
87da7e66 5936 unsigned len;
5287f194 5937
716d51ab 5938 BUG_ON(!vcpu->mmio_needed);
5287f194 5939
716d51ab 5940 /* Complete previous fragment */
87da7e66
XG		 5941 frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment];
5942 len = min(8u, frag->len);
716d51ab 5943 if (!vcpu->mmio_is_write)
87da7e66
XG		 5944 memcpy(frag->data, run->mmio.data, len);
5945
5946 if (frag->len <= 8) {
5947 /* Switch to the next fragment. */
5948 frag++;
5949 vcpu->mmio_cur_fragment++;
5950 } else {
5951 /* Go forward to the next mmio piece. */
5952 frag->data += len;
5953 frag->gpa += len;
5954 frag->len -= len;
5955 }
5956
716d51ab
GN		 5957 if (vcpu->mmio_cur_fragment == vcpu->mmio_nr_fragments) {
5958 vcpu->mmio_needed = 0;
cef4dea0 5959 if (vcpu->mmio_is_write)
716d51ab
GN		 5960 return 1;
5961 vcpu->mmio_read_completed = 1;
5962 return complete_emulated_io(vcpu);
5963 }
87da7e66 5964
716d51ab
GN		 5965 run->exit_reason = KVM_EXIT_MMIO;
5966 run->mmio.phys_addr = frag->gpa;
5967 if (vcpu->mmio_is_write)
87da7e66
XG		 5968 memcpy(run->mmio.data, frag->data, min(8u, frag->len));
5969 run->mmio.len = min(8u, frag->len);
716d51ab
GN		 5970 run->mmio.is_write = vcpu->mmio_is_write;
5971 vcpu->arch.complete_userspace_io = complete_emulated_mmio;
5972 return 0;
5287f194
AK		 5973}
5974
716d51ab 5975
b6c7a5dc
HB		 5976int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
5977{
5978 int r;
5979 sigset_t sigsaved;
5980
e5c30142
AK		 5981 if (!tsk_used_math(current) && init_fpu(current))
5982 return -ENOMEM;
5983
ac9f6dc0
AK		 5984 if (vcpu->sigset_active)
5985 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
5986
a4535290 5987 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
b6c7a5dc 5988 kvm_vcpu_block(vcpu);
d7690175 5989 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
ac9f6dc0
AK		 5990 r = -EAGAIN;
5991 goto out;
b6c7a5dc
HB		 5992 }
5993
b6c7a5dc 5994 /* re-sync apic's tpr */
eea1cff9
AP		 5995 if (!irqchip_in_kernel(vcpu->kvm)) {
5996 if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) {
5997 r = -EINVAL;
5998 goto out;
5999 }
6000 }
b6c7a5dc 6001
716d51ab
GN		 6002 if (unlikely(vcpu->arch.complete_userspace_io)) {
6003 int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io;
6004 vcpu->arch.complete_userspace_io = NULL;
6005 r = cui(vcpu);
6006 if (r <= 0)
6007 goto out;
6008 } else
6009 WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed);
5287f194 6010
851ba692 6011 r = __vcpu_run(vcpu);
b6c7a5dc
HB		 6012
6013out:
f1d86e46 6014 post_kvm_run_save(vcpu);
b6c7a5dc
HB		 6015 if (vcpu->sigset_active)
6016 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
6017
b6c7a5dc
HB		 6018 return r;
6019}
6020
6021int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
6022{
7ae441ea
GN		 6023 if (vcpu->arch.emulate_regs_need_sync_to_vcpu) {
6024 /*
6025 * We are here if userspace calls get_regs() in the middle of
6026 * instruction emulation. Registers state needs to be copied
4a969980 6027 * back from emulation context to vcpu. Userspace shouldn't do
7ae441ea
GN		 6028 * that usually, but some bad designed PV devices (vmware
6029 * backdoor interface) need this to work
6030 */
dd856efa 6031 emulator_writeback_register_cache(&vcpu->arch.emulate_ctxt);
7ae441ea
GN		 6032 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
6033 }
5fdbf976
MT		 6034 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
6035 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
6036 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
6037 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
6038 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
6039 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
6040 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
6041 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 6042#ifdef CONFIG_X86_64
5fdbf976
MT		 6043 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
6044 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
6045 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
6046 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
6047 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
6048 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
6049 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
6050 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 6051#endif
6052
5fdbf976 6053 regs->rip = kvm_rip_read(vcpu);
91586a3b 6054 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc 6055
b6c7a5dc
HB		 6056 return 0;
6057}
6058
6059int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
6060{
7ae441ea
GN		 6061 vcpu->arch.emulate_regs_need_sync_from_vcpu = true;
6062 vcpu->arch.emulate_regs_need_sync_to_vcpu = false;
6063
5fdbf976
MT		 6064 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
6065 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
6066 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
6067 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
6068 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
6069 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
6070 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
6071 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 6072#ifdef CONFIG_X86_64
5fdbf976
MT		 6073 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
6074 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
6075 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
6076 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
6077 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
6078 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
6079 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
6080 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 6081#endif
6082
5fdbf976 6083 kvm_rip_write(vcpu, regs->rip);
91586a3b 6084 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 6085
b4f14abd
JK		 6086 vcpu->arch.exception.pending = false;
6087
3842d135
AK		 6088 kvm_make_request(KVM_REQ_EVENT, vcpu);
6089
b6c7a5dc
HB		 6090 return 0;
6091}
6092
b6c7a5dc
HB		 6093void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
6094{
6095 struct kvm_segment cs;
6096
3e6e0aab 6097 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 6098 *db = cs.db;
6099 *l = cs.l;
6100}
6101EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
6102
6103int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
6104 struct kvm_sregs *sregs)
6105{
89a27f4d 6106 struct desc_ptr dt;
b6c7a5dc 6107
3e6e0aab
GT		 6108 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
6109 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
6110 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
6111 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
6112 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
6113 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 6114
3e6e0aab
GT		 6115 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
6116 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 6117
6118 kvm_x86_ops->get_idt(vcpu, &dt);
89a27f4d
GN		 6119 sregs->idt.limit = dt.size;
6120 sregs->idt.base = dt.address;
b6c7a5dc 6121 kvm_x86_ops->get_gdt(vcpu, &dt);
89a27f4d
GN		 6122 sregs->gdt.limit = dt.size;
6123 sregs->gdt.base = dt.address;
b6c7a5dc 6124
4d4ec087 6125 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c 6126 sregs->cr2 = vcpu->arch.cr2;
9f8fe504 6127 sregs->cr3 = kvm_read_cr3(vcpu);
fc78f519 6128 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 6129 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 6130 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 6131 sregs->apic_base = kvm_get_apic_base(vcpu);
6132
923c61bb 6133 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 6134
36752c9b 6135 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 6136 set_bit(vcpu->arch.interrupt.nr,
6137 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 6138
b6c7a5dc
HB		 6139 return 0;
6140}
6141
62d9f0db
MT		 6142int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
6143 struct kvm_mp_state *mp_state)
6144{
62d9f0db 6145 mp_state->mp_state = vcpu->arch.mp_state;
62d9f0db
MT		 6146 return 0;
6147}
6148
6149int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
6150 struct kvm_mp_state *mp_state)
6151{
62d9f0db 6152 vcpu->arch.mp_state = mp_state->mp_state;
3842d135 6153 kvm_make_request(KVM_REQ_EVENT, vcpu);
62d9f0db
MT		 6154 return 0;
6155}
6156
7f3d35fd
KW		 6157int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index,
6158 int reason, bool has_error_code, u32 error_code)
b6c7a5dc 6159{
9d74191a 6160 struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt;
8ec4722d 6161 int ret;
e01c2426 6162
8ec4722d 6163 init_emulate_ctxt(vcpu);
c697518a 6164
7f3d35fd 6165 ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason,
9d74191a 6166 has_error_code, error_code);
c697518a 6167
c697518a 6168 if (ret)
19d04437 6169 return EMULATE_FAIL;
37817f29 6170
9d74191a
TY		 6171 kvm_rip_write(vcpu, ctxt->eip);
6172 kvm_set_rflags(vcpu, ctxt->eflags);
3842d135 6173 kvm_make_request(KVM_REQ_EVENT, vcpu);
19d04437 6174 return EMULATE_DONE;
37817f29
IE		 6175}
6176EXPORT_SYMBOL_GPL(kvm_task_switch);
6177
b6c7a5dc
HB		 6178int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
6179 struct kvm_sregs *sregs)
6180{
6181 int mmu_reset_needed = 0;
63f42e02 6182 int pending_vec, max_bits, idx;
89a27f4d 6183 struct desc_ptr dt;
b6c7a5dc 6184
6d1068b3
PM		 6185 if (!guest_cpuid_has_xsave(vcpu) && (sregs->cr4 & X86_CR4_OSXSAVE))
6186 return -EINVAL;
6187
89a27f4d
GN		 6188 dt.size = sregs->idt.limit;
6189 dt.address = sregs->idt.base;
b6c7a5dc 6190 kvm_x86_ops->set_idt(vcpu, &dt);
89a27f4d
GN		 6191 dt.size = sregs->gdt.limit;
6192 dt.address = sregs->gdt.base;
b6c7a5dc
HB		 6193 kvm_x86_ops->set_gdt(vcpu, &dt);
6194
ad312c7c 6195 vcpu->arch.cr2 = sregs->cr2;
9f8fe504 6196 mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3;
dc7e795e 6197 vcpu->arch.cr3 = sregs->cr3;
aff48baa 6198 __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail);
b6c7a5dc 6199
2d3ad1f4 6200 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 6201
f6801dff 6202 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 6203 kvm_x86_ops->set_efer(vcpu, sregs->efer);
b6c7a5dc
HB		 6204 kvm_set_apic_base(vcpu, sregs->apic_base);
6205
4d4ec087 6206 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 6207 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 6208 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 6209
fc78f519 6210 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 6211 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
3ea3aa8c 6212 if (sregs->cr4 & X86_CR4_OSXSAVE)
00b27a3e 6213 kvm_update_cpuid(vcpu);
63f42e02
XG		 6214
6215 idx = srcu_read_lock(&vcpu->kvm->srcu);
7c93be44 6216 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
9f8fe504 6217 load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu));
7c93be44
MT		 6218 mmu_reset_needed = 1;
6219 }
63f42e02 6220 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b6c7a5dc
HB		 6221
6222 if (mmu_reset_needed)
6223 kvm_mmu_reset_context(vcpu);
6224
a50abc3b 6225 max_bits = KVM_NR_INTERRUPTS;
923c61bb
GN		 6226 pending_vec = find_first_bit(
6227 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
6228 if (pending_vec < max_bits) {
66fd3f7f 6229 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb 6230 pr_debug("Set back pending irq %d\n", pending_vec);
b6c7a5dc
HB		 6231 }
6232
3e6e0aab
GT		 6233 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
6234 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
6235 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
6236 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
6237 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
6238 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 6239
3e6e0aab
GT		 6240 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
6241 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 6242
5f0269f5
ME		 6243 update_cr8_intercept(vcpu);
6244
9c3e4aab 6245 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 6246 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 6247 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 6248 !is_protmode(vcpu))
9c3e4aab
MT		 6249 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
6250
3842d135
AK		 6251 kvm_make_request(KVM_REQ_EVENT, vcpu);
6252
b6c7a5dc
HB		 6253 return 0;
6254}
6255
d0bfb940
JK		 6256int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
6257 struct kvm_guest_debug *dbg)
b6c7a5dc 6258{
355be0b9 6259 unsigned long rflags;
ae675ef0 6260 int i, r;
b6c7a5dc 6261
4f926bf2
JK		 6262 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
6263 r = -EBUSY;
6264 if (vcpu->arch.exception.pending)
2122ff5e 6265 goto out;
4f926bf2
JK		 6266 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
6267 kvm_queue_exception(vcpu, DB_VECTOR);
6268 else
6269 kvm_queue_exception(vcpu, BP_VECTOR);
6270 }
6271
91586a3b
JK		 6272 /*
6273 * Read rflags as long as potentially injected trace flags are still
6274 * filtered out.
6275 */
6276 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 6277
6278 vcpu->guest_debug = dbg->control;
6279 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
6280 vcpu->guest_debug = 0;
6281
6282 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 6283 for (i = 0; i < KVM_NR_DB_REGS; ++i)
6284 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
c8639010 6285 vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7];
ae675ef0
JK		 6286 } else {
6287 for (i = 0; i < KVM_NR_DB_REGS; i++)
6288 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
ae675ef0 6289 }
c8639010 6290 kvm_update_dr7(vcpu);
ae675ef0 6291
f92653ee
JK		 6292 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
6293 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
6294 get_segment_base(vcpu, VCPU_SREG_CS);
94fe45da 6295
91586a3b
JK		 6296 /*
6297 * Trigger an rflags update that will inject or remove the trace
6298 * flags.
6299 */
6300 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 6301
c8639010 6302 kvm_x86_ops->update_db_bp_intercept(vcpu);
b6c7a5dc 6303
4f926bf2 6304 r = 0;
d0bfb940 6305
2122ff5e 6306out:
b6c7a5dc
HB		 6307
6308 return r;
6309}
6310
8b006791
ZX		 6311/*
6312 * Translate a guest virtual address to a guest physical address.
6313 */
6314int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
6315 struct kvm_translation *tr)
6316{
6317 unsigned long vaddr = tr->linear_address;
6318 gpa_t gpa;
f656ce01 6319 int idx;
8b006791 6320
f656ce01 6321 idx = srcu_read_lock(&vcpu->kvm->srcu);
1871c602 6322 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
f656ce01 6323 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 6324 tr->physical_address = gpa;
6325 tr->valid = gpa != UNMAPPED_GVA;
6326 tr->writeable = 1;
6327 tr->usermode = 0;
8b006791
ZX		 6328
6329 return 0;
6330}
6331
d0752060
HB		 6332int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
6333{
98918833
SY		 6334 struct i387_fxsave_struct *fxsave =
6335 &vcpu->arch.guest_fpu.state->fxsave;
d0752060 6336
d0752060
HB		 6337 memcpy(fpu->fpr, fxsave->st_space, 128);
6338 fpu->fcw = fxsave->cwd;
6339 fpu->fsw = fxsave->swd;
6340 fpu->ftwx = fxsave->twd;
6341 fpu->last_opcode = fxsave->fop;
6342 fpu->last_ip = fxsave->rip;
6343 fpu->last_dp = fxsave->rdp;
6344 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
6345
d0752060
HB		 6346 return 0;
6347}
6348
6349int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
6350{
98918833
SY		 6351 struct i387_fxsave_struct *fxsave =
6352 &vcpu->arch.guest_fpu.state->fxsave;
d0752060 6353
d0752060
HB		 6354 memcpy(fxsave->st_space, fpu->fpr, 128);
6355 fxsave->cwd = fpu->fcw;
6356 fxsave->swd = fpu->fsw;
6357 fxsave->twd = fpu->ftwx;
6358 fxsave->fop = fpu->last_opcode;
6359 fxsave->rip = fpu->last_ip;
6360 fxsave->rdp = fpu->last_dp;
6361 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
6362
d0752060
HB		 6363 return 0;
6364}
6365
10ab25cd 6366int fx_init(struct kvm_vcpu *vcpu)
d0752060 6367{
10ab25cd
JK		 6368 int err;
6369
6370 err = fpu_alloc(&vcpu->arch.guest_fpu);
6371 if (err)
6372 return err;
6373
98918833 6374 fpu_finit(&vcpu->arch.guest_fpu);
d0752060 6375
2acf923e
DC		 6376 /*
6377 * Ensure guest xcr0 is valid for loading
6378 */
6379 vcpu->arch.xcr0 = XSTATE_FP;
6380
ad312c7c 6381 vcpu->arch.cr0 |= X86_CR0_ET;
10ab25cd
JK		 6382
6383 return 0;
d0752060
HB		 6384}
6385EXPORT_SYMBOL_GPL(fx_init);
6386
98918833
SY		 6387static void fx_free(struct kvm_vcpu *vcpu)
6388{
6389 fpu_free(&vcpu->arch.guest_fpu);
6390}
6391
d0752060
HB		 6392void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
6393{
2608d7a1 6394 if (vcpu->guest_fpu_loaded)
d0752060
HB		 6395 return;
6396
2acf923e
DC		 6397 /*
6398 * Restore all possible states in the guest,
6399 * and assume host would use all available bits.
6400 * Guest xcr0 would be loaded later.
6401 */
6402 kvm_put_guest_xcr0(vcpu);
d0752060 6403 vcpu->guest_fpu_loaded = 1;
b1a74bf8 6404 __kernel_fpu_begin();
98918833 6405 fpu_restore_checking(&vcpu->arch.guest_fpu);
0c04851c 6406 trace_kvm_fpu(1);
d0752060 6407}
d0752060
HB		 6408
6409void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
6410{
2acf923e
DC		 6411 kvm_put_guest_xcr0(vcpu);
6412
d0752060
HB		 6413 if (!vcpu->guest_fpu_loaded)
6414 return;
6415
6416 vcpu->guest_fpu_loaded = 0;
98918833 6417 fpu_save_init(&vcpu->arch.guest_fpu);
b1a74bf8 6418 __kernel_fpu_end();
f096ed85 6419 ++vcpu->stat.fpu_reload;
a8eeb04a 6420 kvm_make_request(KVM_REQ_DEACTIVATE_FPU, vcpu);
0c04851c 6421 trace_kvm_fpu(0);
d0752060 6422}
e9b11c17
ZX		 6423
6424void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
6425{
12f9a48f 6426 kvmclock_reset(vcpu);
7f1ea208 6427
f5f48ee1 6428 free_cpumask_var(vcpu->arch.wbinvd_dirty_mask);
98918833 6429 fx_free(vcpu);
e9b11c17
ZX		 6430 kvm_x86_ops->vcpu_free(vcpu);
6431}
6432
6433struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
6434 unsigned int id)
6435{
6755bae8
ZA		 6436 if (check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0)
6437 printk_once(KERN_WARNING
6438 "kvm: SMP vm created on host with unstable TSC; "
6439 "guest TSC will not be reliable\n");
26e5215f
AK		 6440 return kvm_x86_ops->vcpu_create(kvm, id);
6441}
e9b11c17 6442
26e5215f
AK		 6443int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
6444{
6445 int r;
e9b11c17 6446
0bed3b56 6447 vcpu->arch.mtrr_state.have_fixed = 1;
9fc77441
MT		 6448 r = vcpu_load(vcpu);
6449 if (r)
6450 return r;
8b6e4547 6451 r = kvm_vcpu_reset(vcpu);
e9b11c17
ZX		 6452 if (r == 0)
6453 r = kvm_mmu_setup(vcpu);
6454 vcpu_put(vcpu);
e9b11c17 6455
26e5215f 6456 return r;
e9b11c17
ZX		 6457}
6458
42897d86
MT		 6459int kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu)
6460{
6461 int r;
8fe8ab46 6462 struct msr_data msr;
42897d86
MT		 6463
6464 r = vcpu_load(vcpu);
6465 if (r)
6466 return r;
8fe8ab46
WA		 6467 msr.data = 0x0;
6468 msr.index = MSR_IA32_TSC;
6469 msr.host_initiated = true;
6470 kvm_write_tsc(vcpu, &msr);
42897d86
MT		 6471 vcpu_put(vcpu);
6472
6473 return r;
6474}
6475
d40ccc62 6476void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17 6477{
9fc77441 6478 int r;
344d9588
GN		 6479 vcpu->arch.apf.msr_val = 0;
6480
9fc77441
MT		 6481 r = vcpu_load(vcpu);
6482 BUG_ON(r);
e9b11c17
ZX		 6483 kvm_mmu_unload(vcpu);
6484 vcpu_put(vcpu);
6485
98918833 6486 fx_free(vcpu);
e9b11c17
ZX		 6487 kvm_x86_ops->vcpu_free(vcpu);
6488}
6489
8b6e4547 6490static int kvm_vcpu_reset(struct kvm_vcpu *vcpu)
e9b11c17 6491{
7460fb4a
AK		 6492 atomic_set(&vcpu->arch.nmi_queued, 0);
6493 vcpu->arch.nmi_pending = 0;
448fa4a9
JK		 6494 vcpu->arch.nmi_injected = false;
6495
42dbaa5a
JK		 6496 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
6497 vcpu->arch.dr6 = DR6_FIXED_1;
6498 vcpu->arch.dr7 = DR7_FIXED_1;
c8639010 6499 kvm_update_dr7(vcpu);
42dbaa5a 6500
3842d135 6501 kvm_make_request(KVM_REQ_EVENT, vcpu);
344d9588 6502 vcpu->arch.apf.msr_val = 0;
c9aaa895 6503 vcpu->arch.st.msr_val = 0;
3842d135 6504
12f9a48f
GC		 6505 kvmclock_reset(vcpu);
6506
af585b92
GN		 6507 kvm_clear_async_pf_completion_queue(vcpu);
6508 kvm_async_pf_hash_reset(vcpu);
6509 vcpu->arch.apf.halted = false;
3842d135 6510
f5132b01
GN		 6511 kvm_pmu_reset(vcpu);
6512
66f7b72e
JS		 6513 memset(vcpu->arch.regs, 0, sizeof(vcpu->arch.regs));
6514 vcpu->arch.regs_avail = ~0;
6515 vcpu->arch.regs_dirty = ~0;
6516
e9b11c17
ZX		 6517 return kvm_x86_ops->vcpu_reset(vcpu);
6518}
6519
10474ae8 6520int kvm_arch_hardware_enable(void *garbage)
e9b11c17 6521{
ca84d1a2
ZA		 6522 struct kvm *kvm;
6523 struct kvm_vcpu *vcpu;
6524 int i;
0dd6a6ed
ZA		 6525 int ret;
6526 u64 local_tsc;
6527 u64 max_tsc = 0;
6528 bool stable, backwards_tsc = false;
18863bdd
AK		 6529
6530 kvm_shared_msr_cpu_online();
0dd6a6ed
ZA		 6531 ret = kvm_x86_ops->hardware_enable(garbage);
6532 if (ret != 0)
6533 return ret;
6534
6535 local_tsc = native_read_tsc();
6536 stable = !check_tsc_unstable();
6537 list_for_each_entry(kvm, &vm_list, vm_list) {
6538 kvm_for_each_vcpu(i, vcpu, kvm) {
6539 if (!stable && vcpu->cpu == smp_processor_id())
6540 set_bit(KVM_REQ_CLOCK_UPDATE, &vcpu->requests);
6541 if (stable && vcpu->arch.last_host_tsc > local_tsc) {
6542 backwards_tsc = true;
6543 if (vcpu->arch.last_host_tsc > max_tsc)
6544 max_tsc = vcpu->arch.last_host_tsc;
6545 }
6546 }
6547 }
6548
6549 /*
6550 * Sometimes, even reliable TSCs go backwards. This happens on
6551 * platforms that reset TSC during suspend or hibernate actions, but
6552 * maintain synchronization. We must compensate. Fortunately, we can
6553 * detect that condition here, which happens early in CPU bringup,
6554 * before any KVM threads can be running. Unfortunately, we can't
6555 * bring the TSCs fully up to date with real time, as we aren't yet far
6556 * enough into CPU bringup that we know how much real time has actually
6557 * elapsed; our helper function, get_kernel_ns() will be using boot
6558 * variables that haven't been updated yet.
6559 *
6560 * So we simply find the maximum observed TSC above, then record the
6561 * adjustment to TSC in each VCPU. When the VCPU later gets loaded,
6562 * the adjustment will be applied. Note that we accumulate
6563 * adjustments, in case multiple suspend cycles happen before some VCPU
6564 * gets a chance to run again. In the event that no KVM threads get a
6565 * chance to run, we will miss the entire elapsed period, as we'll have
6566 * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may
6567 * loose cycle time. This isn't too big a deal, since the loss will be
6568 * uniform across all VCPUs (not to mention the scenario is extremely
6569 * unlikely). It is possible that a second hibernate recovery happens
6570 * much faster than a first, causing the observed TSC here to be
6571 * smaller; this would require additional padding adjustment, which is
6572 * why we set last_host_tsc to the local tsc observed here.
6573 *
6574 * N.B. - this code below runs only on platforms with reliable TSC,
6575 * as that is the only way backwards_tsc is set above. Also note
6576 * that this runs for ALL vcpus, which is not a bug; all VCPUs should
6577 * have the same delta_cyc adjustment applied if backwards_tsc
6578 * is detected. Note further, this adjustment is only done once,
6579 * as we reset last_host_tsc on all VCPUs to stop this from being
6580 * called multiple times (one for each physical CPU bringup).
6581 *
4a969980 6582 * Platforms with unreliable TSCs don't have to deal with this, they
0dd6a6ed
ZA		 6583 * will be compensated by the logic in vcpu_load, which sets the TSC to
6584 * catchup mode. This will catchup all VCPUs to real time, but cannot
6585 * guarantee that they stay in perfect synchronization.
6586 */
6587 if (backwards_tsc) {
6588 u64 delta_cyc = max_tsc - local_tsc;
6589 list_for_each_entry(kvm, &vm_list, vm_list) {
6590 kvm_for_each_vcpu(i, vcpu, kvm) {
6591 vcpu->arch.tsc_offset_adjustment += delta_cyc;
6592 vcpu->arch.last_host_tsc = local_tsc;
d828199e
MT		 6593 set_bit(KVM_REQ_MASTERCLOCK_UPDATE,
6594 &vcpu->requests);
0dd6a6ed
ZA		 6595 }
6596
6597 /*
6598 * We have to disable TSC offset matching.. if you were
6599 * booting a VM while issuing an S4 host suspend....
6600 * you may have some problem. Solving this issue is
6601 * left as an exercise to the reader.
6602 */
6603 kvm->arch.last_tsc_nsec = 0;
6604 kvm->arch.last_tsc_write = 0;
6605 }
6606
6607 }
6608 return 0;
e9b11c17
ZX		 6609}
6610
6611void kvm_arch_hardware_disable(void *garbage)
6612{
6613 kvm_x86_ops->hardware_disable(garbage);
3548bab5 6614 drop_user_return_notifiers(garbage);
e9b11c17
ZX		 6615}
6616
6617int kvm_arch_hardware_setup(void)
6618{
6619 return kvm_x86_ops->hardware_setup();
6620}
6621
6622void kvm_arch_hardware_unsetup(void)
6623{
6624 kvm_x86_ops->hardware_unsetup();
6625}
6626
6627void kvm_arch_check_processor_compat(void *rtn)
6628{
6629 kvm_x86_ops->check_processor_compatibility(rtn);
6630}
6631
3e515705
AK		 6632bool kvm_vcpu_compatible(struct kvm_vcpu *vcpu)
6633{
6634 return irqchip_in_kernel(vcpu->kvm) == (vcpu->arch.apic != NULL);
6635}
6636
54e9818f
GN		 6637struct static_key kvm_no_apic_vcpu __read_mostly;
6638
e9b11c17
ZX		 6639int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
6640{
6641 struct page *page;
6642 struct kvm *kvm;
6643 int r;
6644
6645 BUG_ON(vcpu->kvm == NULL);
6646 kvm = vcpu->kvm;
6647
9aabc88f 6648 vcpu->arch.emulate_ctxt.ops = &emulate_ops;
c5af89b6 6649 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu))
a4535290 6650 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 6651 else
a4535290 6652 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 6653
6654 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
6655 if (!page) {
6656 r = -ENOMEM;
6657 goto fail;
6658 }
ad312c7c 6659 vcpu->arch.pio_data = page_address(page);
e9b11c17 6660
cc578287 6661 kvm_set_tsc_khz(vcpu, max_tsc_khz);
c285545f 6662
e9b11c17
ZX		 6663 r = kvm_mmu_create(vcpu);
6664 if (r < 0)
6665 goto fail_free_pio_data;
6666
6667 if (irqchip_in_kernel(kvm)) {
6668 r = kvm_create_lapic(vcpu);
6669 if (r < 0)
6670 goto fail_mmu_destroy;
54e9818f
GN		 6671 } else
6672 static_key_slow_inc(&kvm_no_apic_vcpu);
e9b11c17 6673
890ca9ae
HY		 6674 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
6675 GFP_KERNEL);
6676 if (!vcpu->arch.mce_banks) {
6677 r = -ENOMEM;
443c39bc 6678 goto fail_free_lapic;
890ca9ae
HY		 6679 }
6680 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
6681
f5f48ee1
SY		 6682 if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL))
6683 goto fail_free_mce_banks;
6684
66f7b72e
JS		 6685 r = fx_init(vcpu);
6686 if (r)
6687 goto fail_free_wbinvd_dirty_mask;
6688
ba904635 6689 vcpu->arch.ia32_tsc_adjust_msr = 0x0;
af585b92 6690 kvm_async_pf_hash_reset(vcpu);
f5132b01 6691 kvm_pmu_init(vcpu);
af585b92 6692
e9b11c17 6693 return 0;
66f7b72e
JS		 6694fail_free_wbinvd_dirty_mask:
6695 free_cpumask_var(vcpu->arch.wbinvd_dirty_mask);
f5f48ee1
SY		 6696fail_free_mce_banks:
6697 kfree(vcpu->arch.mce_banks);
443c39bc
WY		 6698fail_free_lapic:
6699 kvm_free_lapic(vcpu);
e9b11c17
ZX		 6700fail_mmu_destroy:
6701 kvm_mmu_destroy(vcpu);
6702fail_free_pio_data:
ad312c7c 6703 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 6704fail:
6705 return r;
6706}
6707
6708void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
6709{
f656ce01
MT		 6710 int idx;
6711
f5132b01 6712 kvm_pmu_destroy(vcpu);
36cb93fd 6713 kfree(vcpu->arch.mce_banks);
e9b11c17 6714 kvm_free_lapic(vcpu);
f656ce01 6715 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 6716 kvm_mmu_destroy(vcpu);
f656ce01 6717 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 6718 free_page((unsigned long)vcpu->arch.pio_data);
54e9818f
GN		 6719 if (!irqchip_in_kernel(vcpu->kvm))
6720 static_key_slow_dec(&kvm_no_apic_vcpu);
e9b11c17 6721}
d19a9cd2 6722
e08b9637 6723int kvm_arch_init_vm(struct kvm *kvm, unsigned long type)
d19a9cd2 6724{
e08b9637
CO		 6725 if (type)
6726 return -EINVAL;
6727
f05e70ac 6728 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
4d5c5d0f 6729 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
d19a9cd2 6730
5550af4d
SY		 6731 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
6732 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
7a84428a
AW		 6733 /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */
6734 set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID,
6735 &kvm->arch.irq_sources_bitmap);
5550af4d 6736
038f8c11 6737 raw_spin_lock_init(&kvm->arch.tsc_write_lock);
1e08ec4a 6738 mutex_init(&kvm->arch.apic_map_lock);
d828199e
MT		 6739 spin_lock_init(&kvm->arch.pvclock_gtod_sync_lock);
6740
6741 pvclock_update_vm_gtod_copy(kvm);
53f658b3 6742
d89f5eff 6743 return 0;
d19a9cd2
ZX		 6744}
6745
6746static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
6747{
9fc77441
MT		 6748 int r;
6749 r = vcpu_load(vcpu);
6750 BUG_ON(r);
d19a9cd2
ZX		 6751 kvm_mmu_unload(vcpu);
6752 vcpu_put(vcpu);
6753}
6754
6755static void kvm_free_vcpus(struct kvm *kvm)
6756{
6757 unsigned int i;
988a2cae 6758 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 6759
6760 /*
6761 * Unpin any mmu pages first.
6762 */
af585b92
GN		 6763 kvm_for_each_vcpu(i, vcpu, kvm) {
6764 kvm_clear_async_pf_completion_queue(vcpu);
988a2cae 6765 kvm_unload_vcpu_mmu(vcpu);
af585b92 6766 }
988a2cae
GN		 6767 kvm_for_each_vcpu(i, vcpu, kvm)
6768 kvm_arch_vcpu_free(vcpu);
6769
6770 mutex_lock(&kvm->lock);
6771 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
6772 kvm->vcpus[i] = NULL;
d19a9cd2 6773
988a2cae
GN		 6774 atomic_set(&kvm->online_vcpus, 0);
6775 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 6776}
6777
ad8ba2cd
SY		 6778void kvm_arch_sync_events(struct kvm *kvm)
6779{
ba4cef31 6780 kvm_free_all_assigned_devices(kvm);
aea924f6 6781 kvm_free_pit(kvm);
ad8ba2cd
SY		 6782}
6783
d19a9cd2
ZX		 6784void kvm_arch_destroy_vm(struct kvm *kvm)
6785{
6eb55818 6786 kvm_iommu_unmap_guest(kvm);
d7deeeb0
ZX		 6787 kfree(kvm->arch.vpic);
6788 kfree(kvm->arch.vioapic);
d19a9cd2 6789 kvm_free_vcpus(kvm);
3d45830c
AK		 6790 if (kvm->arch.apic_access_page)
6791 put_page(kvm->arch.apic_access_page);
b7ebfb05
SY		 6792 if (kvm->arch.ept_identity_pagetable)
6793 put_page(kvm->arch.ept_identity_pagetable);
1e08ec4a 6794 kfree(rcu_dereference_check(kvm->arch.apic_map, 1));
d19a9cd2 6795}
0de10343 6796
db3fe4eb
TY		 6797void kvm_arch_free_memslot(struct kvm_memory_slot *free,
6798 struct kvm_memory_slot *dont)
6799{
6800 int i;
6801
d89cc617
TY		 6802 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
6803 if (!dont || free->arch.rmap[i] != dont->arch.rmap[i]) {
6804 kvm_kvfree(free->arch.rmap[i]);
6805 free->arch.rmap[i] = NULL;
77d11309 6806 }
d89cc617
TY		 6807 if (i == 0)
6808 continue;
6809
6810 if (!dont || free->arch.lpage_info[i - 1] !=
6811 dont->arch.lpage_info[i - 1]) {
6812 kvm_kvfree(free->arch.lpage_info[i - 1]);
6813 free->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 6814 }
6815 }
6816}
6817
6818int kvm_arch_create_memslot(struct kvm_memory_slot *slot, unsigned long npages)
6819{
6820 int i;
6821
d89cc617 6822 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
db3fe4eb
TY		 6823 unsigned long ugfn;
6824 int lpages;
d89cc617 6825 int level = i + 1;
db3fe4eb
TY		 6826
6827 lpages = gfn_to_index(slot->base_gfn + npages - 1,
6828 slot->base_gfn, level) + 1;
6829
d89cc617
TY		 6830 slot->arch.rmap[i] =
6831 kvm_kvzalloc(lpages * sizeof(*slot->arch.rmap[i]));
6832 if (!slot->arch.rmap[i])
77d11309 6833 goto out_free;
d89cc617
TY		 6834 if (i == 0)
6835 continue;
77d11309 6836
d89cc617
TY		 6837 slot->arch.lpage_info[i - 1] = kvm_kvzalloc(lpages *
6838 sizeof(*slot->arch.lpage_info[i - 1]));
6839 if (!slot->arch.lpage_info[i - 1])
db3fe4eb
TY		 6840 goto out_free;
6841
6842 if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1))
d89cc617 6843 slot->arch.lpage_info[i - 1][0].write_count = 1;
db3fe4eb 6844 if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1))
d89cc617 6845 slot->arch.lpage_info[i - 1][lpages - 1].write_count = 1;
db3fe4eb
TY		 6846 ugfn = slot->userspace_addr >> PAGE_SHIFT;
6847 /*
6848 * If the gfn and userspace address are not aligned wrt each
6849 * other, or if explicitly asked to, disable large page
6850 * support for this slot
6851 */
6852 if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1) ||
6853 !kvm_largepages_enabled()) {
6854 unsigned long j;
6855
6856 for (j = 0; j < lpages; ++j)
d89cc617 6857 slot->arch.lpage_info[i - 1][j].write_count = 1;
db3fe4eb
TY		 6858 }
6859 }
6860
6861 return 0;
6862
6863out_free:
d89cc617
TY		 6864 for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) {
6865 kvm_kvfree(slot->arch.rmap[i]);
6866 slot->arch.rmap[i] = NULL;
6867 if (i == 0)
6868 continue;
6869
6870 kvm_kvfree(slot->arch.lpage_info[i - 1]);
6871 slot->arch.lpage_info[i - 1] = NULL;
db3fe4eb
TY		 6872 }
6873 return -ENOMEM;
6874}
6875
f7784b8e
MT		 6876int kvm_arch_prepare_memory_region(struct kvm *kvm,
6877 struct kvm_memory_slot *memslot,
0de10343 6878 struct kvm_memory_slot old,
f7784b8e 6879 struct kvm_userspace_memory_region *mem,
f82a8cfe 6880 bool user_alloc)
0de10343 6881{
f7784b8e 6882 int npages = memslot->npages;
7ac77099
AK		 6883 int map_flags = MAP_PRIVATE | MAP_ANONYMOUS;
6884
6885 /* Prevent internal slot pages from being moved by fork()/COW. */
bbacc0c1 6886 if (memslot->id >= KVM_USER_MEM_SLOTS)
7ac77099 6887 map_flags = MAP_SHARED | MAP_ANONYMOUS;
0de10343
ZX		 6888
6889 /*To keep backward compatibility with older userspace,
4a969980 6890 *x86 needs to handle !user_alloc case.
0de10343
ZX		 6891 */
6892 if (!user_alloc) {
aab2eb7a 6893 if (npages && !old.npages) {
604b38ac
AA		 6894 unsigned long userspace_addr;
6895
6be5ceb0 6896 userspace_addr = vm_mmap(NULL, 0,
604b38ac
AA		 6897 npages * PAGE_SIZE,
6898 PROT_READ | PROT_WRITE,
7ac77099 6899 map_flags,
604b38ac 6900 0);
0de10343 6901
604b38ac
AA		 6902 if (IS_ERR((void *)userspace_addr))
6903 return PTR_ERR((void *)userspace_addr);
6904
604b38ac 6905 memslot->userspace_addr = userspace_addr;
0de10343
ZX		 6906 }
6907 }
6908
f7784b8e
MT		 6909
6910 return 0;
6911}
6912
6913void kvm_arch_commit_memory_region(struct kvm *kvm,
6914 struct kvm_userspace_memory_region *mem,
6915 struct kvm_memory_slot old,
f82a8cfe 6916 bool user_alloc)
f7784b8e
MT		 6917{
6918
48c0e4e9 6919 int nr_mmu_pages = 0, npages = mem->memory_size >> PAGE_SHIFT;
f7784b8e 6920
aab2eb7a 6921 if (!user_alloc && !old.user_alloc && old.npages && !npages) {
f7784b8e
MT		 6922 int ret;
6923
bfce281c 6924 ret = vm_munmap(old.userspace_addr,
f7784b8e 6925 old.npages * PAGE_SIZE);
f7784b8e
MT		 6926 if (ret < 0)
6927 printk(KERN_WARNING
6928 "kvm_vm_ioctl_set_memory_region: "
6929 "failed to munmap memory\n");
6930 }
6931
48c0e4e9
XG		 6932 if (!kvm->arch.n_requested_mmu_pages)
6933 nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
6934
48c0e4e9 6935 if (nr_mmu_pages)
0de10343 6936 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
c972f3b1
TY		 6937 /*
6938 * Write protect all pages for dirty logging.
6939 * Existing largepage mappings are destroyed here and new ones will
6940 * not be created until the end of the logging.
6941 */
9d1beefb 6942 if (npages && (mem->flags & KVM_MEM_LOG_DIRTY_PAGES))
c972f3b1 6943 kvm_mmu_slot_remove_write_access(kvm, mem->slot);
3b4dc3a0
MT		 6944 /*
6945 * If memory slot is created, or moved, we need to clear all
6946 * mmio sptes.
6947 */
6948 if (npages && old.base_gfn != mem->guest_phys_addr >> PAGE_SHIFT) {
6949 kvm_mmu_zap_all(kvm);
6950 kvm_reload_remote_mmus(kvm);
6951 }
0de10343 6952}
1d737c8a 6953
2df72e9b 6954void kvm_arch_flush_shadow_all(struct kvm *kvm)
34d4cb8f
MT		 6955{
6956 kvm_mmu_zap_all(kvm);
8986ecc0 6957 kvm_reload_remote_mmus(kvm);
34d4cb8f
MT		 6958}
6959
2df72e9b
MT		 6960void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
6961 struct kvm_memory_slot *slot)
6962{
6963 kvm_arch_flush_shadow_all(kvm);
6964}
6965
1d737c8a
ZX		 6966int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
6967{
af585b92
GN		 6968 return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE &&
6969 !vcpu->arch.apf.halted)
6970 || !list_empty_careful(&vcpu->async_pf.done)
a1b37100 6971 || vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED
7460fb4a 6972 || atomic_read(&vcpu->arch.nmi_queued) ||
a1b37100
GN		 6973 (kvm_arch_interrupt_allowed(vcpu) &&
6974 kvm_cpu_has_interrupt(vcpu));
1d737c8a 6975}
5736199a 6976
b6d33834 6977int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu)
5736199a 6978{
b6d33834 6979 return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE;
5736199a 6980}
78646121
GN		 6981
6982int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
6983{
6984 return kvm_x86_ops->interrupt_allowed(vcpu);
6985}
229456fc 6986
f92653ee
JK		 6987bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
6988{
6989 unsigned long current_rip = kvm_rip_read(vcpu) +
6990 get_segment_base(vcpu, VCPU_SREG_CS);
6991
6992 return current_rip == linear_rip;
6993}
6994EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
6995
94fe45da
JK		 6996unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
6997{
6998 unsigned long rflags;
6999
7000 rflags = kvm_x86_ops->get_rflags(vcpu);
7001 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
c310bac5 7002 rflags &= ~X86_EFLAGS_TF;
94fe45da
JK		 7003 return rflags;
7004}
7005EXPORT_SYMBOL_GPL(kvm_get_rflags);
7006
7007void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
7008{
7009 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
f92653ee 7010 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
c310bac5 7011 rflags |= X86_EFLAGS_TF;
94fe45da 7012 kvm_x86_ops->set_rflags(vcpu, rflags);
3842d135 7013 kvm_make_request(KVM_REQ_EVENT, vcpu);
94fe45da
JK		 7014}
7015EXPORT_SYMBOL_GPL(kvm_set_rflags);
7016
56028d08
GN		 7017void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work)
7018{
7019 int r;
7020
fb67e14f 7021 if ((vcpu->arch.mmu.direct_map != work->arch.direct_map) ||
c4806acd 7022 is_error_page(work->page))
56028d08
GN		 7023 return;
7024
7025 r = kvm_mmu_reload(vcpu);
7026 if (unlikely(r))
7027 return;
7028
fb67e14f
XG		 7029 if (!vcpu->arch.mmu.direct_map &&
7030 work->arch.cr3 != vcpu->arch.mmu.get_cr3(vcpu))
7031 return;
7032
56028d08
GN		 7033 vcpu->arch.mmu.page_fault(vcpu, work->gva, 0, true);
7034}
7035
af585b92
GN		 7036static inline u32 kvm_async_pf_hash_fn(gfn_t gfn)
7037{
7038 return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU));
7039}
7040
7041static inline u32 kvm_async_pf_next_probe(u32 key)
7042{
7043 return (key + 1) & (roundup_pow_of_two(ASYNC_PF_PER_VCPU) - 1);
7044}
7045
7046static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
7047{
7048 u32 key = kvm_async_pf_hash_fn(gfn);
7049
7050 while (vcpu->arch.apf.gfns[key] != ~0)
7051 key = kvm_async_pf_next_probe(key);
7052
7053 vcpu->arch.apf.gfns[key] = gfn;
7054}
7055
7056static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn)
7057{
7058 int i;
7059 u32 key = kvm_async_pf_hash_fn(gfn);
7060
7061 for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU) &&
c7d28c24
XG		 7062 (vcpu->arch.apf.gfns[key] != gfn &&
7063 vcpu->arch.apf.gfns[key] != ~0); i++)
af585b92
GN		 7064 key = kvm_async_pf_next_probe(key);
7065
7066 return key;
7067}
7068
7069bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
7070{
7071 return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn;
7072}
7073
7074static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn)
7075{
7076 u32 i, j, k;
7077
7078 i = j = kvm_async_pf_gfn_slot(vcpu, gfn);
7079 while (true) {
7080 vcpu->arch.apf.gfns[i] = ~0;
7081 do {
7082 j = kvm_async_pf_next_probe(j);
7083 if (vcpu->arch.apf.gfns[j] == ~0)
7084 return;
7085 k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]);
7086 /*
7087 * k lies cyclically in ]i,j]
7088 * | i.k.j |
7089 * |....j i.k.| or |.k..j i...|
7090 */
7091 } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j));
7092 vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j];
7093 i = j;
7094 }
7095}
7096
7c90705b
GN		 7097static int apf_put_user(struct kvm_vcpu *vcpu, u32 val)
7098{
7099
7100 return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &val,
7101 sizeof(val));
7102}
7103
af585b92
GN		 7104void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
7105 struct kvm_async_pf *work)
7106{
6389ee94
AK		 7107 struct x86_exception fault;
7108
7c90705b 7109 trace_kvm_async_pf_not_present(work->arch.token, work->gva);
af585b92 7110 kvm_add_async_pf_gfn(vcpu, work->arch.gfn);
7c90705b
GN		 7111
7112 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) ||
fc5f06fa
GN		 7113 (vcpu->arch.apf.send_user_only &&
7114 kvm_x86_ops->get_cpl(vcpu) == 0))
7c90705b
GN		 7115 kvm_make_request(KVM_REQ_APF_HALT, vcpu);
7116 else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_NOT_PRESENT)) {
6389ee94
AK		 7117 fault.vector = PF_VECTOR;
7118 fault.error_code_valid = true;
7119 fault.error_code = 0;
7120 fault.nested_page_fault = false;
7121 fault.address = work->arch.token;
7122 kvm_inject_page_fault(vcpu, &fault);
7c90705b 7123 }
af585b92
GN		 7124}
7125
7126void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
7127 struct kvm_async_pf *work)
7128{
6389ee94
AK		 7129 struct x86_exception fault;
7130
7c90705b
GN		 7131 trace_kvm_async_pf_ready(work->arch.token, work->gva);
7132 if (is_error_page(work->page))
7133 work->arch.token = ~0; /* broadcast wakeup */
7134 else
7135 kvm_del_async_pf_gfn(vcpu, work->arch.gfn);
7136
7137 if ((vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) &&
7138 !apf_put_user(vcpu, KVM_PV_REASON_PAGE_READY)) {
6389ee94
AK		 7139 fault.vector = PF_VECTOR;
7140 fault.error_code_valid = true;
7141 fault.error_code = 0;
7142 fault.nested_page_fault = false;
7143 fault.address = work->arch.token;
7144 kvm_inject_page_fault(vcpu, &fault);
7c90705b 7145 }
e6d53e3b 7146 vcpu->arch.apf.halted = false;
a4fa1635 7147 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
7c90705b
GN		 7148}
7149
7150bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu)
7151{
7152 if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED))
7153 return true;
7154 else
7155 return !kvm_event_needs_reinjection(vcpu) &&
7156 kvm_x86_ops->interrupt_allowed(vcpu);
af585b92
GN		 7157}
7158
229456fc
MT		 7159EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
7160EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
7161EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
7162EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
7163EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 7164EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 7165EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 7166EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 7167EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 7168EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 7169EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
2e554e8d 7170EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);
kernel source for telekom puls (alcatel/mediatek)