projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
netlink: fix for too early rmmod
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
798b6b19 13 * the Free Software Foundation; either version 2 of the License.
cd28ab6a
SH		 14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
793b883e 25#include <linux/crc32.h>
cd28ab6a 26#include <linux/kernel.h>
cd28ab6a
SH		 27#include <linux/module.h>
28#include <linux/netdevice.h>
d0bbccfa 29#include <linux/dma-mapping.h>
cd28ab6a
SH		 30#include <linux/etherdevice.h>
31#include <linux/ethtool.h>
32#include <linux/pci.h>
33#include <linux/ip.h>
c9bdd4b5 34#include <net/ip.h>
cd28ab6a
SH		 35#include <linux/tcp.h>
36#include <linux/in.h>
37#include <linux/delay.h>
91c86df5 38#include <linux/workqueue.h>
d1f13708 39#include <linux/if_vlan.h>
d70cd51a 40#include <linux/prefetch.h>
3cf26753 41#include <linux/debugfs.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708
SH		 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
ac958154 53#define DRV_VERSION "1.26"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
14d0263f 59 * similar to Tigon3.
cd28ab6a
SH		 60 */
61
14d0263f 62#define RX_LE_SIZE 1024
cd28ab6a 63#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
14d0263f 64#define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
13210ce5 65#define RX_DEF_PENDING RX_MAX_PENDING
793b883e 66
ee5f68fe 67/* This is the worst case number of transmit list elements for a single skb:
07e31637
SH		 68 VLAN:GSO + CKSUM + Data + skb_frags * DMA */
69#define MAX_SKB_TX_LE (2 + (sizeof(dma_addr_t)/sizeof(u32))*(MAX_SKB_FRAGS+1))
e9c1be80 70#define TX_MIN_PENDING (MAX_SKB_TX_LE+1)
ee5f68fe
SH		 71#define TX_MAX_PENDING 4096
72#define TX_DEF_PENDING 127
cd28ab6a 73
793b883e 74#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a 75#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
cd28ab6a
SH		 76#define TX_WATCHDOG (5 * HZ)
77#define NAPI_WEIGHT 64
78#define PHY_RETRIES 1000
79
f4331a6d
SH		 80#define SKY2_EEPROM_MAGIC 0x9955aabb
81
82
cb5d9547
SH		 83#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
84
cd28ab6a 85static const u32 default_msg =
793b883e
SH		 86 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
87 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 88 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 89
793b883e 90static int debug = -1; /* defaults above */
cd28ab6a
SH		 91module_param(debug, int, 0);
92MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
93
14d0263f 94static int copybreak __read_mostly = 128;
bdb5c58e
SH		 95module_param(copybreak, int, 0);
96MODULE_PARM_DESC(copybreak, "Receive copy threshold");
97
fb2690a9
SH		 98static int disable_msi = 0;
99module_param(disable_msi, int, 0);
100MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
101
e6cac9ba 102static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
e5b74c7d
SH		 103 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
e30a4ac2 105 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E01) }, /* SK-9E21M */
2d2a3871 106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
2f4a66ad 107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
508f89e7 108 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
f1a0b6f5 109 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
e5b74c7d
SH		 110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
05745c4a 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
a3b4fced 123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
e5b74c7d 124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
5a37a68d 125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
05745c4a 126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
e5b74c7d
SH		 127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
05745c4a 132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
e5b74c7d
SH		 133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
f1a0b6f5
SH		 136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
69161611 138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
5a37a68d 139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
ed4d4161
SH		 140 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
141 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
0ce8b98d 142 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
0f5aac70 143 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4381) }, /* 88E8059 */
cd28ab6a
SH		 144 { 0 }
145};
793b883e 146
cd28ab6a
SH		 147MODULE_DEVICE_TABLE(pci, sky2_id_table);
148
149/* Avoid conditionals by using array */
150static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
151static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 152static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 153
d1b139c0
SH		 154static void sky2_set_multicast(struct net_device *dev);
155
af043aa5 156/* Access to PHY via serial interconnect */
ef743d33 157static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 158{
159 int i;
160
161 gma_write16(hw, port, GM_SMI_DATA, val);
162 gma_write16(hw, port, GM_SMI_CTRL,
163 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
164
165 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 166 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
167 if (ctrl == 0xffff)
168 goto io_error;
169
170 if (!(ctrl & GM_SMI_CT_BUSY))
ef743d33 171 return 0;
af043aa5
SH		 172
173 udelay(10);
cd28ab6a 174 }
ef743d33 175
af043aa5 176 dev_warn(&hw->pdev->dev,"%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 177 return -ETIMEDOUT;
af043aa5
SH		 178
179io_error:
180 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
181 return -EIO;
cd28ab6a
SH		 182}
183
ef743d33 184static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 185{
186 int i;
187
793b883e 188 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 189 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
190
191 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 192 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
193 if (ctrl == 0xffff)
194 goto io_error;
195
196 if (ctrl & GM_SMI_CT_RD_VAL) {
ef743d33
SH		 197 *val = gma_read16(hw, port, GM_SMI_DATA);
198 return 0;
199 }
200
af043aa5 201 udelay(10);
cd28ab6a
SH		 202 }
203
af043aa5 204 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
ef743d33 205 return -ETIMEDOUT;
af043aa5
SH		 206io_error:
207 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
208 return -EIO;
ef743d33
SH		 209}
210
af043aa5 211static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
ef743d33
SH		 212{
213 u16 v;
af043aa5 214 __gm_phy_read(hw, port, reg, &v);
ef743d33 215 return v;
cd28ab6a
SH		 216}
217
5afa0a9c 218
ae306cca
SH		 219static void sky2_power_on(struct sky2_hw *hw)
220{
221 /* switch power to VCC (WA for VAUX problem) */
222 sky2_write8(hw, B0_POWER_CTRL,
223 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
5afa0a9c 224
ae306cca
SH		 225 /* disable Core Clock Division, */
226 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
d3bcfbeb 227
ae306cca
SH		 228 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
229 /* enable bits are inverted */
230 sky2_write8(hw, B2_Y2_CLK_GATE,
231 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
232 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
233 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
234 else
235 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
977bdf06 236
ea76e635 237 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
fc99fe06 238 u32 reg;
5afa0a9c 239
b32f40c4 240 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
b2345773 241
b32f40c4 242 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
fc99fe06
SH		 243 /* set all bits to 0 except bits 15..12 and 8 */
244 reg &= P_ASPM_CONTROL_MSK;
b32f40c4 245 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
fc99fe06 246
b32f40c4 247 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
fc99fe06
SH		 248 /* set all bits to 0 except bits 28 & 27 */
249 reg &= P_CTL_TIM_VMAIN_AV_MSK;
b32f40c4 250 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
fc99fe06 251
b32f40c4 252 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
8f70920f
SH		 253
254 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
255 reg = sky2_read32(hw, B2_GP_IO);
256 reg |= GLB_GPIO_STAT_RACE_DIS;
257 sky2_write32(hw, B2_GP_IO, reg);
b2345773
SH		 258
259 sky2_read32(hw, B2_GP_IO);
5afa0a9c 260 }
10547ae2
SH		 261
262 /* Turn on "driver loaded" LED */
263 sky2_write16(hw, B0_CTST, Y2_LED_STAT_ON);
ae306cca 264}
5afa0a9c 265
ae306cca
SH		 266static void sky2_power_aux(struct sky2_hw *hw)
267{
268 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
269 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
270 else
271 /* enable bits are inverted */
272 sky2_write8(hw, B2_Y2_CLK_GATE,
273 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
274 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
275 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
276
c23ddf8f
SH		 277 /* switch power to VAUX if supported and PME from D3cold */
278 if ( (sky2_read32(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
279 pci_pme_capable(hw->pdev, PCI_D3cold))
ae306cca
SH		 280 sky2_write8(hw, B0_POWER_CTRL,
281 (PC_VAUX_ENA | PC_VCC_ENA |
282 PC_VAUX_ON | PC_VCC_OFF));
10547ae2
SH		 283
284 /* turn off "driver loaded LED" */
285 sky2_write16(hw, B0_CTST, Y2_LED_STAT_OFF);
5afa0a9c
SH		 286}
287
d3bcfbeb 288static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
cd28ab6a
SH		 289{
290 u16 reg;
291
292 /* disable all GMAC IRQ's */
293 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
793b883e 294
cd28ab6a
SH		 295 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
296 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
297 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
298 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
299
300 reg = gma_read16(hw, port, GM_RX_CTRL);
301 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
302 gma_write16(hw, port, GM_RX_CTRL, reg);
303}
304
16ad91e1
SH		 305/* flow control to advertise bits */
306static const u16 copper_fc_adv[] = {
307 [FC_NONE] = 0,
308 [FC_TX] = PHY_M_AN_ASP,
309 [FC_RX] = PHY_M_AN_PC,
310 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
311};
312
313/* flow control to advertise bits when using 1000BaseX */
314static const u16 fiber_fc_adv[] = {
df3fe1f3 315 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
16ad91e1
SH		 316 [FC_TX] = PHY_M_P_ASYM_MD_X,
317 [FC_RX] = PHY_M_P_SYM_MD_X,
df3fe1f3 318 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
16ad91e1
SH		 319};
320
321/* flow control to GMA disable bits */
322static const u16 gm_fc_disable[] = {
323 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
324 [FC_TX] = GM_GPCR_FC_RX_DIS,
325 [FC_RX] = GM_GPCR_FC_TX_DIS,
326 [FC_BOTH] = 0,
327};
328
329
cd28ab6a
SH		 330static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
331{
332 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
2eaba1a2 333 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
cd28ab6a 334
0ea065e5 335 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
ea76e635 336 !(hw->flags & SKY2_HW_NEWER_PHY)) {
cd28ab6a
SH		 337 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
338
339 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 340 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 341 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
342
53419c68 343 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
cd28ab6a 344 if (hw->chip_id == CHIP_ID_YUKON_EC)
53419c68 345 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 346 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
347 else
53419c68
SH		 348 /* set master & slave downshift counter to 1x */
349 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
cd28ab6a
SH		 350
351 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
352 }
353
354 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
b89165f2 355 if (sky2_is_copper(hw)) {
05745c4a 356 if (!(hw->flags & SKY2_HW_GIGABIT)) {
cd28ab6a
SH		 357 /* enable automatic crossover */
358 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
6d3105d5
SH		 359
360 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
361 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
362 u16 spec;
363
364 /* Enable Class A driver for FE+ A0 */
365 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
366 spec |= PHY_M_FESC_SEL_CL_A;
367 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
368 }
cd28ab6a
SH		 369 } else {
370 /* disable energy detect */
371 ctrl &= ~PHY_M_PC_EN_DET_MSK;
372
373 /* enable automatic crossover */
374 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
375
53419c68 376 /* downshift on PHY 88E1112 and 88E1149 is changed */
8e95a202
JP		 377 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
378 (hw->flags & SKY2_HW_NEWER_PHY)) {
53419c68 379 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 380 ctrl &= ~PHY_M_PC_DSC_MSK;
381 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
382 }
383 }
cd28ab6a
SH		 384 } else {
385 /* workaround for deviation #4.88 (CRC errors) */
386 /* disable Automatic Crossover */
387
388 ctrl &= ~PHY_M_PC_MDIX_MSK;
b89165f2 389 }
cd28ab6a 390
b89165f2
SH		 391 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
392
393 /* special setup for PHY 88E1112 Fiber */
ea76e635 394 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
b89165f2 395 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a 396
b89165f2
SH		 397 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
398 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
399 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
400 ctrl &= ~PHY_M_MAC_MD_MSK;
401 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
402 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
403
404 if (hw->pmd_type == 'P') {
cd28ab6a
SH		 405 /* select page 1 to access Fiber registers */
406 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
b89165f2
SH		 407
408 /* for SFP-module set SIGDET polarity to low */
409 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
410 ctrl |= PHY_M_FIB_SIGD_POL;
34dd962b 411 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
cd28ab6a 412 }
b89165f2
SH		 413
414 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 415 }
416
7800fddc 417 ctrl = PHY_CT_RESET;
cd28ab6a
SH		 418 ct1000 = 0;
419 adv = PHY_AN_CSMA;
2eaba1a2 420 reg = 0;
cd28ab6a 421
0ea065e5 422 if (sky2->flags & SKY2_FLAG_AUTO_SPEED) {
b89165f2 423 if (sky2_is_copper(hw)) {
cd28ab6a
SH		 424 if (sky2->advertising & ADVERTISED_1000baseT_Full)
425 ct1000 |= PHY_M_1000C_AFD;
426 if (sky2->advertising & ADVERTISED_1000baseT_Half)
427 ct1000 |= PHY_M_1000C_AHD;
428 if (sky2->advertising & ADVERTISED_100baseT_Full)
429 adv |= PHY_M_AN_100_FD;
430 if (sky2->advertising & ADVERTISED_100baseT_Half)
431 adv |= PHY_M_AN_100_HD;
432 if (sky2->advertising & ADVERTISED_10baseT_Full)
433 adv |= PHY_M_AN_10_FD;
434 if (sky2->advertising & ADVERTISED_10baseT_Half)
435 adv |= PHY_M_AN_10_HD;
709c6e7b 436
b89165f2
SH		 437 } else { /* special defines for FIBER (88E1040S only) */
438 if (sky2->advertising & ADVERTISED_1000baseT_Full)
439 adv |= PHY_M_AN_1000X_AFD;
440 if (sky2->advertising & ADVERTISED_1000baseT_Half)
441 adv |= PHY_M_AN_1000X_AHD;
709c6e7b 442 }
cd28ab6a
SH		 443
444 /* Restart Auto-negotiation */
445 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
446 } else {
447 /* forced speed/duplex settings */
448 ct1000 = PHY_M_1000C_MSE;
449
0ea065e5
SH		 450 /* Disable auto update for duplex flow control and duplex */
451 reg |= GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_SPD_DIS;
cd28ab6a
SH		 452
453 switch (sky2->speed) {
454 case SPEED_1000:
455 ctrl |= PHY_CT_SP1000;
2eaba1a2 456 reg |= GM_GPCR_SPEED_1000;
cd28ab6a
SH		 457 break;
458 case SPEED_100:
459 ctrl |= PHY_CT_SP100;
2eaba1a2 460 reg |= GM_GPCR_SPEED_100;
cd28ab6a
SH		 461 break;
462 }
463
2eaba1a2
SH		 464 if (sky2->duplex == DUPLEX_FULL) {
465 reg |= GM_GPCR_DUP_FULL;
466 ctrl |= PHY_CT_DUP_MD;
16ad91e1
SH		 467 } else if (sky2->speed < SPEED_1000)
468 sky2->flow_mode = FC_NONE;
0ea065e5 469 }
2eaba1a2 470
0ea065e5
SH		 471 if (sky2->flags & SKY2_FLAG_AUTO_PAUSE) {
472 if (sky2_is_copper(hw))
473 adv |= copper_fc_adv[sky2->flow_mode];
474 else
475 adv |= fiber_fc_adv[sky2->flow_mode];
476 } else {
477 reg |= GM_GPCR_AU_FCT_DIS;
16ad91e1 478 reg |= gm_fc_disable[sky2->flow_mode];
2eaba1a2
SH		 479
480 /* Forward pause packets to GMAC? */
16ad91e1 481 if (sky2->flow_mode & FC_RX)
2eaba1a2
SH		 482 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
483 else
484 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
cd28ab6a
SH		 485 }
486
2eaba1a2
SH		 487 gma_write16(hw, port, GM_GP_CTRL, reg);
488
05745c4a 489 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a
SH		 490 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
491
492 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
493 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
494
495 /* Setup Phy LED's */
496 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
497 ledover = 0;
498
499 switch (hw->chip_id) {
500 case CHIP_ID_YUKON_FE:
501 /* on 88E3082 these bits are at 11..9 (shifted left) */
502 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
503
504 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
505
506 /* delete ACT LED control bits */
507 ctrl &= ~PHY_M_FELP_LED1_MSK;
508 /* change ACT LED control to blink mode */
509 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
510 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
511 break;
512
05745c4a
SH		 513 case CHIP_ID_YUKON_FE_P:
514 /* Enable Link Partner Next Page */
515 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
516 ctrl |= PHY_M_PC_ENA_LIP_NP;
517
518 /* disable Energy Detect and enable scrambler */
519 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
520 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
521
522 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
523 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
524 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
525 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
526
527 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
528 break;
529
cd28ab6a 530 case CHIP_ID_YUKON_XL:
793b883e 531 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 532
533 /* select page 3 to access LED control register */
534 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
535
536 /* set LED Function Control register */
ed6d32c7
SH		 537 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
538 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
539 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
540 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
541 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 542
543 /* set Polarity Control register */
544 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 545 (PHY_M_POLC_LS1_P_MIX(4) |
546 PHY_M_POLC_IS0_P_MIX(4) |
547 PHY_M_POLC_LOS_CTRL(2) |
548 PHY_M_POLC_INIT_CTRL(2) |
549 PHY_M_POLC_STA1_CTRL(2) |
550 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 551
552 /* restore page register */
793b883e 553 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 554 break;
93745494 555
ed6d32c7 556 case CHIP_ID_YUKON_EC_U:
93745494 557 case CHIP_ID_YUKON_EX:
ed4d4161 558 case CHIP_ID_YUKON_SUPR:
ed6d32c7
SH		 559 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
560
561 /* select page 3 to access LED control register */
562 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
563
564 /* set LED Function Control register */
565 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
566 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
567 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
568 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
569 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
570
571 /* set Blink Rate in LED Timer Control Register */
572 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
573 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
574 /* restore page register */
575 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
576 break;
cd28ab6a
SH		 577
578 default:
579 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
580 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
a84d0a3d 581
cd28ab6a 582 /* turn off the Rx LED (LED_RX) */
a84d0a3d 583 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
cd28ab6a
SH		 584 }
585
0ce8b98d 586 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
977bdf06 587 /* apply fixes in PHY AFE */
ed6d32c7
SH		 588 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
589
977bdf06 590 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 591 gm_phy_write(hw, port, 0x18, 0xaa99);
592 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 593
0ce8b98d
SH		 594 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
595 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
596 gm_phy_write(hw, port, 0x18, 0xa204);
597 gm_phy_write(hw, port, 0x17, 0x2002);
598 }
977bdf06
SH		 599
600 /* set page register to 0 */
9467a8fc 601 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
05745c4a
SH		 602 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
603 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
604 /* apply workaround for integrated resistors calibration */
605 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
606 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
0f5aac70
SH		 607 } else if (hw->chip_id == CHIP_ID_YUKON_OPT && hw->chip_rev == 0) {
608 /* apply fixes in PHY AFE */
609 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00ff);
610
611 /* apply RDAC termination workaround */
612 gm_phy_write(hw, port, 24, 0x2800);
613 gm_phy_write(hw, port, 23, 0x2001);
614
615 /* set page register back to 0 */
616 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
e1a74b37
SH		 617 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
618 hw->chip_id < CHIP_ID_YUKON_SUPR) {
05745c4a 619 /* no effect on Yukon-XL */
977bdf06 620 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 621
8e95a202
JP		 622 if (!(sky2->flags & SKY2_FLAG_AUTO_SPEED) ||
623 sky2->speed == SPEED_100) {
977bdf06 624 /* turn on 100 Mbps LED (LED_LINK100) */
a84d0a3d 625 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
977bdf06 626 }
cd28ab6a 627
977bdf06
SH		 628 if (ledover)
629 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
630
631 }
2eaba1a2 632
d571b694 633 /* Enable phy interrupt on auto-negotiation complete (or link up) */
0ea065e5 634 if (sky2->flags & SKY2_FLAG_AUTO_SPEED)
cd28ab6a
SH		 635 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
636 else
637 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
638}
639
b96936da
SH		 640static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
641static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
642
643static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
d3bcfbeb
SH		 644{
645 u32 reg1;
d3bcfbeb 646
a40ccc68 647 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 648 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
b96936da 649 reg1 &= ~phy_power[port];
d3bcfbeb 650
b96936da 651 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
ff35164e
SH		 652 reg1 |= coma_mode[port];
653
b32f40c4 654 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
a40ccc68 655 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
82637e80 656 sky2_pci_read32(hw, PCI_DEV_REG1);
f71eb1a2
SH		 657
658 if (hw->chip_id == CHIP_ID_YUKON_FE)
659 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
660 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
661 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
b96936da 662}
167f53d0 663
b96936da
SH		 664static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
665{
666 u32 reg1;
db99b988
SH		 667 u16 ctrl;
668
669 /* release GPHY Control reset */
670 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
671
672 /* release GMAC reset */
673 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
674
675 if (hw->flags & SKY2_HW_NEWER_PHY) {
676 /* select page 2 to access MAC control register */
677 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
678
679 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
680 /* allow GMII Power Down */
681 ctrl &= ~PHY_M_MAC_GMIF_PUP;
682 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
683
684 /* set page register back to 0 */
685 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
686 }
687
688 /* setup General Purpose Control Register */
689 gma_write16(hw, port, GM_GP_CTRL,
0ea065e5
SH		 690 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 |
691 GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS |
692 GM_GPCR_AU_SPD_DIS);
db99b988
SH		 693
694 if (hw->chip_id != CHIP_ID_YUKON_EC) {
695 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
e484d5f5
RW		 696 /* select page 2 to access MAC control register */
697 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
db99b988 698
e484d5f5 699 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
db99b988
SH		 700 /* enable Power Down */
701 ctrl |= PHY_M_PC_POW_D_ENA;
702 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
e484d5f5
RW		 703
704 /* set page register back to 0 */
705 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
db99b988
SH		 706 }
707
708 /* set IEEE compatible Power Down Mode (dev. #4.99) */
709 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
710 }
b96936da 711
a40ccc68 712 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b96936da 713 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
db99b988 714 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
b96936da 715 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
a40ccc68 716 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
d3bcfbeb
SH		 717}
718
1b537565
SH		 719/* Force a renegotiation */
720static void sky2_phy_reinit(struct sky2_port *sky2)
721{
e07b1aa8 722 spin_lock_bh(&sky2->phy_lock);
1b537565 723 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 724 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 725}
726
e3173832
SH		 727/* Put device in state to listen for Wake On Lan */
728static void sky2_wol_init(struct sky2_port *sky2)
729{
730 struct sky2_hw *hw = sky2->hw;
731 unsigned port = sky2->port;
732 enum flow_control save_mode;
733 u16 ctrl;
734 u32 reg1;
735
736 /* Bring hardware out of reset */
737 sky2_write16(hw, B0_CTST, CS_RST_CLR);
738 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
739
740 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
741 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
742
743 /* Force to 10/100
744 * sky2_reset will re-enable on resume
745 */
746 save_mode = sky2->flow_mode;
747 ctrl = sky2->advertising;
748
749 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
750 sky2->flow_mode = FC_NONE;
b96936da
SH		 751
752 spin_lock_bh(&sky2->phy_lock);
753 sky2_phy_power_up(hw, port);
754 sky2_phy_init(hw, port);
755 spin_unlock_bh(&sky2->phy_lock);
e3173832
SH		 756
757 sky2->flow_mode = save_mode;
758 sky2->advertising = ctrl;
759
760 /* Set GMAC to no flow control and auto update for speed/duplex */
761 gma_write16(hw, port, GM_GP_CTRL,
762 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
763 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
764
765 /* Set WOL address */
766 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
767 sky2->netdev->dev_addr, ETH_ALEN);
768
769 /* Turn on appropriate WOL control bits */
770 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
771 ctrl = 0;
772 if (sky2->wol & WAKE_PHY)
773 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
774 else
775 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
776
777 if (sky2->wol & WAKE_MAGIC)
778 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
779 else
a419aef8 780 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;
e3173832
SH		 781
782 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
783 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
784
785 /* Turn on legacy PCI-Express PME mode */
b32f40c4 786 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
e3173832 787 reg1 |= PCI_Y2_PME_LEGACY;
b32f40c4 788 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
e3173832
SH		 789
790 /* block receiver */
791 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
792
793}
794
69161611
SH		 795static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
796{
05745c4a
SH		 797 struct net_device *dev = hw->dev[port];
798
ed4d4161
SH		 799 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
800 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
877c8570 801 hw->chip_id >= CHIP_ID_YUKON_FE_P) {
ed4d4161
SH		 802 /* Yukon-Extreme B0 and further Extreme devices */
803 /* enable Store & Forward mode for TX */
05745c4a 804
ed4d4161
SH		 805 if (dev->mtu <= ETH_DATA_LEN)
806 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
807 TX_JUMBO_DIS | TX_STFW_ENA);
69161611 808
ed4d4161
SH		 809 else
810 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
811 TX_JUMBO_ENA| TX_STFW_ENA);
812 } else {
813 if (dev->mtu <= ETH_DATA_LEN)
814 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
815 else {
816 /* set Tx GMAC FIFO Almost Empty Threshold */
817 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
818 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
69161611 819
ed4d4161
SH		 820 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
821
822 /* Can't do offload because of lack of store/forward */
823 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
824 }
69161611
SH		 825 }
826}
827
cd28ab6a
SH		 828static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
829{
830 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
831 u16 reg;
25cccecc 832 u32 rx_reg;
cd28ab6a
SH		 833 int i;
834 const u8 *addr = hw->dev[port]->dev_addr;
835
f350339c
SH		 836 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
837 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
cd28ab6a
SH		 838
839 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
840
793b883e 841 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 842 /* WA DEV_472 -- looks like crossed wires on port 2 */
843 /* clear GMAC 1 Control reset */
844 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
845 do {
846 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
847 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
848 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
849 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
850 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
851 }
852
793b883e 853 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 854
2eaba1a2
SH		 855 /* Enable Transmit FIFO Underrun */
856 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
857
e07b1aa8 858 spin_lock_bh(&sky2->phy_lock);
b96936da 859 sky2_phy_power_up(hw, port);
cd28ab6a 860 sky2_phy_init(hw, port);
e07b1aa8 861 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 862
863 /* MIB clear */
864 reg = gma_read16(hw, port, GM_PHY_ADDR);
865 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
866
43f2f104
SH		 867 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
868 gma_read16(hw, port, i);
cd28ab6a
SH		 869 gma_write16(hw, port, GM_PHY_ADDR, reg);
870
871 /* transmit control */
872 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
873
874 /* receive control reg: unicast + multicast + no FCS */
875 gma_write16(hw, port, GM_RX_CTRL,
793b883e 876 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 877
878 /* transmit flow control */
879 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
880
881 /* transmit parameter */
882 gma_write16(hw, port, GM_TX_PARAM,
883 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
884 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
885 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
886 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
887
888 /* serial mode register */
889 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 890 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 891
6b1a3aef 892 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 893 reg |= GM_SMOD_JUMBO_ENA;
894
895 gma_write16(hw, port, GM_SERIAL_MODE, reg);
896
cd28ab6a
SH		 897 /* virtual address for data */
898 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
899
793b883e
SH		 900 /* physical address: used for pause frames */
901 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
902
903 /* ignore counter overflows */
cd28ab6a
SH		 904 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
905 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
906 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
907
908 /* Configure Rx MAC FIFO */
909 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
25cccecc 910 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
05745c4a
SH		 911 if (hw->chip_id == CHIP_ID_YUKON_EX ||
912 hw->chip_id == CHIP_ID_YUKON_FE_P)
25cccecc 913 rx_reg |= GMF_RX_OVER_ON;
69161611 914
25cccecc 915 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
cd28ab6a 916
798fdd07
SH		 917 if (hw->chip_id == CHIP_ID_YUKON_XL) {
918 /* Hardware errata - clear flush mask */
919 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
920 } else {
921 /* Flush Rx MAC FIFO on any flow control or error */
922 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
923 }
cd28ab6a 924
8df9a876 925 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
05745c4a
SH		 926 reg = RX_GMF_FL_THR_DEF + 1;
927 /* Another magic mystery workaround from sk98lin */
928 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
929 hw->chip_rev == CHIP_REV_YU_FE2_A0)
930 reg = 0x178;
931 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
cd28ab6a
SH		 932
933 /* Configure Tx MAC FIFO */
934 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
935 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0 936
e0c28116 937 /* On chips without ram buffer, pause is controled by MAC level */
39dbd958 938 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
d6b54d24 939 /* Pause threshold is scaled by 8 in bytes */
8e95a202
JP		 940 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
941 hw->chip_rev == CHIP_REV_YU_FE2_A0)
d6b54d24
SH		 942 reg = 1568 / 8;
943 else
944 reg = 1024 / 8;
945 sky2_write16(hw, SK_REG(port, RX_GMF_UP_THR), reg);
946 sky2_write16(hw, SK_REG(port, RX_GMF_LP_THR), 768 / 8);
b628ed98 947
69161611 948 sky2_set_tx_stfwd(hw, port);
5a5b1ea0
SH		 949 }
950
e970d1f8
SH		 951 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
952 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
953 /* disable dynamic watermark */
954 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
955 reg &= ~TX_DYN_WM_ENA;
956 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
957 }
cd28ab6a
SH		 958}
959
67712901
SH		 960/* Assign Ram Buffer allocation to queue */
961static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
cd28ab6a 962{
67712901
SH		 963 u32 end;
964
965 /* convert from K bytes to qwords used for hw register */
966 start *= 1024/8;
967 space *= 1024/8;
968 end = start + space - 1;
793b883e 969
cd28ab6a
SH		 970 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
971 sky2_write32(hw, RB_ADDR(q, RB_START), start);
972 sky2_write32(hw, RB_ADDR(q, RB_END), end);
973 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
974 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
975
976 if (q == Q_R1 || q == Q_R2) {
1c28f6ba 977 u32 tp = space - space/4;
793b883e 978
1c28f6ba
SH		 979 /* On receive queue's set the thresholds
980 * give receiver priority when > 3/4 full
981 * send pause when down to 2K
982 */
983 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
984 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 985
1c28f6ba
SH		 986 tp = space - 2048/8;
987 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
988 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 989 } else {
990 /* Enable store & forward on Tx queue's because
991 * Tx FIFO is only 1K on Yukon
992 */
993 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
994 }
995
996 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 997 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 998}
999
cd28ab6a 1000/* Setup Bus Memory Interface */
af4ed7e6 1001static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 1002{
1003 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
1004 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
1005 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 1006 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 1007}
1008
cd28ab6a
SH		 1009/* Setup prefetch unit registers. This is the interface between
1010 * hardware and driver list elements
1011 */
8cc048e3 1012static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
d6e74b6b 1013 dma_addr_t addr, u32 last)
cd28ab6a 1014{
cd28ab6a
SH		 1015 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1016 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
d6e74b6b
SH		 1017 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), upper_32_bits(addr));
1018 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), lower_32_bits(addr));
cd28ab6a
SH		 1019 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
1020 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 1021
1022 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 1023}
1024
9b289c33 1025static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2, u16 *slot)
793b883e 1026{
9b289c33 1027 struct sky2_tx_le *le = sky2->tx_le + *slot;
6b84daca 1028 struct tx_ring_info *re = sky2->tx_ring + *slot;
793b883e 1029
ee5f68fe 1030 *slot = RING_NEXT(*slot, sky2->tx_ring_size);
6b84daca
SH		 1031 re->flags = 0;
1032 re->skb = NULL;
291ea614 1033 le->ctrl = 0;
793b883e
SH		 1034 return le;
1035}
cd28ab6a 1036
88f5f0ca
SH		 1037static void tx_init(struct sky2_port *sky2)
1038{
1039 struct sky2_tx_le *le;
1040
1041 sky2->tx_prod = sky2->tx_cons = 0;
1042 sky2->tx_tcpsum = 0;
1043 sky2->tx_last_mss = 0;
1044
9b289c33 1045 le = get_tx_le(sky2, &sky2->tx_prod);
88f5f0ca
SH		 1046 le->addr = 0;
1047 le->opcode = OP_ADDR64 | HW_OWNER;
5dce95e5 1048 sky2->tx_last_upper = 0;
88f5f0ca
SH		 1049}
1050
290d4de5
SH		 1051/* Update chip's next pointer */
1052static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 1053{
50432cb5 1054 /* Make sure write' to descriptors are complete before we tell hardware */
762c2de2 1055 wmb();
50432cb5
SH		 1056 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1057
1058 /* Synchronize I/O on since next processor may write to tail */
1059 mmiowb();
cd28ab6a
SH		 1060}
1061
793b883e 1062
cd28ab6a
SH		 1063static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1064{
1065 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 1066 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
291ea614 1067 le->ctrl = 0;
cd28ab6a
SH		 1068 return le;
1069}
1070
14d0263f
SH		 1071/* Build description to hardware for one receive segment */
1072static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1073 dma_addr_t map, unsigned len)
cd28ab6a
SH		 1074{
1075 struct sky2_rx_le *le;
1076
86c6887e 1077 if (sizeof(dma_addr_t) > sizeof(u32)) {
cd28ab6a 1078 le = sky2_next_rx(sky2);
86c6887e 1079 le->addr = cpu_to_le32(upper_32_bits(map));
cd28ab6a
SH		 1080 le->opcode = OP_ADDR64 | HW_OWNER;
1081 }
793b883e 1082
cd28ab6a 1083 le = sky2_next_rx(sky2);
d6e74b6b 1084 le->addr = cpu_to_le32(lower_32_bits(map));
734d1868 1085 le->length = cpu_to_le16(len);
14d0263f 1086 le->opcode = op | HW_OWNER;
cd28ab6a
SH		 1087}
1088
14d0263f
SH		 1089/* Build description to hardware for one possibly fragmented skb */
1090static void sky2_rx_submit(struct sky2_port *sky2,
1091 const struct rx_ring_info *re)
1092{
1093 int i;
1094
1095 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1096
1097 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1098 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1099}
1100
1101
454e6cb6 1102static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
14d0263f
SH		 1103 unsigned size)
1104{
1105 struct sk_buff *skb = re->skb;
1106 int i;
1107
1108 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
454e6cb6
SH		 1109 if (unlikely(pci_dma_mapping_error(pdev, re->data_addr)))
1110 return -EIO;
1111
14d0263f
SH		 1112 pci_unmap_len_set(re, data_size, size);
1113
1114 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1115 re->frag_addr[i] = pci_map_page(pdev,
1116 skb_shinfo(skb)->frags[i].page,
1117 skb_shinfo(skb)->frags[i].page_offset,
1118 skb_shinfo(skb)->frags[i].size,
1119 PCI_DMA_FROMDEVICE);
454e6cb6 1120 return 0;
14d0263f
SH		 1121}
1122
1123static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1124{
1125 struct sk_buff *skb = re->skb;
1126 int i;
1127
1128 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1129 PCI_DMA_FROMDEVICE);
1130
1131 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1132 pci_unmap_page(pdev, re->frag_addr[i],
1133 skb_shinfo(skb)->frags[i].size,
1134 PCI_DMA_FROMDEVICE);
1135}
793b883e 1136
cd28ab6a
SH		 1137/* Tell chip where to start receive checksum.
1138 * Actually has two checksums, but set both same to avoid possible byte
1139 * order problems.
1140 */
793b883e 1141static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a 1142{
ea76e635 1143 struct sky2_rx_le *le = sky2_next_rx(sky2);
793b883e 1144
ea76e635
SH		 1145 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1146 le->ctrl = 0;
1147 le->opcode = OP_TCPSTART | HW_OWNER;
cd28ab6a 1148
ea76e635
SH		 1149 sky2_write32(sky2->hw,
1150 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
0ea065e5
SH		 1151 (sky2->flags & SKY2_FLAG_RX_CHECKSUM)
1152 ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 1153}
1154
6b1a3aef
SH		 1155/*
1156 * The RX Stop command will not work for Yukon-2 if the BMU does not
1157 * reach the end of packet and since we can't make sure that we have
1158 * incoming data, we must reset the BMU while it is not doing a DMA
1159 * transfer. Since it is possible that the RX path is still active,
1160 * the RX RAM buffer will be stopped first, so any possible incoming
1161 * data will not trigger a DMA. After the RAM buffer is stopped, the
1162 * BMU is polled until any DMA in progress is ended and only then it
1163 * will be reset.
1164 */
1165static void sky2_rx_stop(struct sky2_port *sky2)
1166{
1167 struct sky2_hw *hw = sky2->hw;
1168 unsigned rxq = rxqaddr[sky2->port];
1169 int i;
1170
1171 /* disable the RAM Buffer receive queue */
1172 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1173
1174 for (i = 0; i < 0xffff; i++)
1175 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1176 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1177 goto stopped;
1178
1179 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1180 sky2->netdev->name);
1181stopped:
1182 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1183
1184 /* reset the Rx prefetch unit */
1185 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
3d1454dd 1186 mmiowb();
6b1a3aef 1187}
793b883e 1188
d571b694 1189/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 1190static void sky2_rx_clean(struct sky2_port *sky2)
1191{
1192 unsigned i;
1193
1194 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 1195 for (i = 0; i < sky2->rx_pending; i++) {
291ea614 1196 struct rx_ring_info *re = sky2->rx_ring + i;
cd28ab6a
SH		 1197
1198 if (re->skb) {
14d0263f 1199 sky2_rx_unmap_skb(sky2->hw->pdev, re);
cd28ab6a
SH		 1200 kfree_skb(re->skb);
1201 re->skb = NULL;
1202 }
1203 }
1204}
1205
ef743d33
SH		 1206/* Basic MII support */
1207static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1208{
1209 struct mii_ioctl_data *data = if_mii(ifr);
1210 struct sky2_port *sky2 = netdev_priv(dev);
1211 struct sky2_hw *hw = sky2->hw;
1212 int err = -EOPNOTSUPP;
1213
1214 if (!netif_running(dev))
1215 return -ENODEV; /* Phy still in reset */
1216
d89e1343 1217 switch (cmd) {
ef743d33
SH		 1218 case SIOCGMIIPHY:
1219 data->phy_id = PHY_ADDR_MARV;
1220
1221 /* fallthru */
1222 case SIOCGMIIREG: {
1223 u16 val = 0;
91c86df5 1224
e07b1aa8 1225 spin_lock_bh(&sky2->phy_lock);
ef743d33 1226 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 1227 spin_unlock_bh(&sky2->phy_lock);
91c86df5 1228
ef743d33
SH		 1229 data->val_out = val;
1230 break;
1231 }
1232
1233 case SIOCSMIIREG:
e07b1aa8 1234 spin_lock_bh(&sky2->phy_lock);
ef743d33
SH		 1235 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1236 data->val_in);
e07b1aa8 1237 spin_unlock_bh(&sky2->phy_lock);
ef743d33
SH		 1238 break;
1239 }
1240 return err;
1241}
1242
d1f13708 1243#ifdef SKY2_VLAN_TAG_USED
d494eacd 1244static void sky2_set_vlan_mode(struct sky2_hw *hw, u16 port, bool onoff)
d1f13708 1245{
d494eacd 1246 if (onoff) {
3d4e66f5
SH		 1247 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1248 RX_VLAN_STRIP_ON);
1249 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1250 TX_VLAN_TAG_ON);
1251 } else {
1252 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1253 RX_VLAN_STRIP_OFF);
1254 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1255 TX_VLAN_TAG_OFF);
1256 }
d494eacd
SH		 1257}
1258
1259static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1260{
1261 struct sky2_port *sky2 = netdev_priv(dev);
1262 struct sky2_hw *hw = sky2->hw;
1263 u16 port = sky2->port;
1264
1265 netif_tx_lock_bh(dev);
1266 napi_disable(&hw->napi);
1267
1268 sky2->vlgrp = grp;
1269 sky2_set_vlan_mode(hw, port, grp != NULL);
d1f13708 1270
d1d08d12 1271 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 1272 napi_enable(&hw->napi);
2bb8c262 1273 netif_tx_unlock_bh(dev);
d1f13708
SH		 1274}
1275#endif
1276
bd1c6869
SH		 1277/* Amount of required worst case padding in rx buffer */
1278static inline unsigned sky2_rx_pad(const struct sky2_hw *hw)
1279{
1280 return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2;
1281}
1282
82788c7a 1283/*
14d0263f
SH		 1284 * Allocate an skb for receiving. If the MTU is large enough
1285 * make the skb non-linear with a fragment list of pages.
82788c7a 1286 */
14d0263f 1287static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
82788c7a
SH		 1288{
1289 struct sk_buff *skb;
14d0263f 1290 int i;
82788c7a 1291
724b6942
SH		 1292 skb = netdev_alloc_skb(sky2->netdev,
1293 sky2->rx_data_size + sky2_rx_pad(sky2->hw));
bd1c6869
SH		 1294 if (!skb)
1295 goto nomem;
1296
39dbd958 1297 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
f03b8654
SH		 1298 unsigned char *start;
1299 /*
1300 * Workaround for a bug in FIFO that cause hang
1301 * if the FIFO if the receive buffer is not 64 byte aligned.
1302 * The buffer returned from netdev_alloc_skb is
1303 * aligned except if slab debugging is enabled.
1304 */
f03b8654
SH		 1305 start = PTR_ALIGN(skb->data, 8);
1306 skb_reserve(skb, start - skb->data);
bd1c6869 1307 } else
f03b8654 1308 skb_reserve(skb, NET_IP_ALIGN);
14d0263f
SH		 1309
1310 for (i = 0; i < sky2->rx_nfrags; i++) {
1311 struct page *page = alloc_page(GFP_ATOMIC);
1312
1313 if (!page)
1314 goto free_partial;
1315 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
82788c7a
SH		 1316 }
1317
1318 return skb;
14d0263f
SH		 1319free_partial:
1320 kfree_skb(skb);
1321nomem:
1322 return NULL;
82788c7a
SH		 1323}
1324
55c9dd35
SH		 1325static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1326{
1327 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1328}
1329
cd28ab6a
SH		 1330/*
1331 * Allocate and setup receiver buffer pool.
14d0263f
SH		 1332 * Normal case this ends up creating one list element for skb
1333 * in the receive ring. Worst case if using large MTU and each
1334 * allocation falls on a different 64 bit region, that results
1335 * in 6 list elements per ring entry.
1336 * One element is used for checksum enable/disable, and one
1337 * extra to avoid wrap.
cd28ab6a 1338 */
6b1a3aef 1339static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 1340{
6b1a3aef 1341 struct sky2_hw *hw = sky2->hw;
14d0263f 1342 struct rx_ring_info *re;
6b1a3aef 1343 unsigned rxq = rxqaddr[sky2->port];
5f06eba4 1344 unsigned i, size, thresh;
cd28ab6a 1345
6b1a3aef 1346 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 1347 sky2_qset(hw, rxq);
977bdf06 1348
c3905bc4
SH		 1349 /* On PCI express lowering the watermark gives better performance */
1350 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1351 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1352
1353 /* These chips have no ram buffer?
1354 * MAC Rx RAM Read is controlled by hardware */
8df9a876 1355 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
8e95a202
JP		 1356 (hw->chip_rev == CHIP_REV_YU_EC_U_A1 ||
1357 hw->chip_rev == CHIP_REV_YU_EC_U_B0))
f449c7c1 1358 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
977bdf06 1359
6b1a3aef
SH		 1360 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1361
ea76e635
SH		 1362 if (!(hw->flags & SKY2_HW_NEW_LE))
1363 rx_set_checksum(sky2);
14d0263f
SH		 1364
1365 /* Space needed for frame data + headers rounded up */
f957da2a 1366 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
14d0263f
SH		 1367
1368 /* Stopping point for hardware truncation */
1369 thresh = (size - 8) / sizeof(u32);
1370
5f06eba4 1371 sky2->rx_nfrags = size >> PAGE_SHIFT;
14d0263f
SH		 1372 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1373
5f06eba4
SH		 1374 /* Compute residue after pages */
1375 size -= sky2->rx_nfrags << PAGE_SHIFT;
14d0263f 1376
5f06eba4
SH		 1377 /* Optimize to handle small packets and headers */
1378 if (size < copybreak)
1379 size = copybreak;
1380 if (size < ETH_HLEN)
1381 size = ETH_HLEN;
14d0263f 1382
14d0263f
SH		 1383 sky2->rx_data_size = size;
1384
1385 /* Fill Rx ring */
793b883e 1386 for (i = 0; i < sky2->rx_pending; i++) {
14d0263f 1387 re = sky2->rx_ring + i;
cd28ab6a 1388
14d0263f 1389 re->skb = sky2_rx_alloc(sky2);
cd28ab6a
SH		 1390 if (!re->skb)
1391 goto nomem;
1392
454e6cb6
SH		 1393 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1394 dev_kfree_skb(re->skb);
1395 re->skb = NULL;
1396 goto nomem;
1397 }
1398
14d0263f 1399 sky2_rx_submit(sky2, re);
cd28ab6a
SH		 1400 }
1401
a1433ac4
SH		 1402 /*
1403 * The receiver hangs if it receives frames larger than the
1404 * packet buffer. As a workaround, truncate oversize frames, but
1405 * the register is limited to 9 bits, so if you do frames > 2052
1406 * you better get the MTU right!
1407 */
a1433ac4
SH		 1408 if (thresh > 0x1ff)
1409 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1410 else {
1411 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1412 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1413 }
1414
6b1a3aef 1415 /* Tell chip about available buffers */
55c9dd35 1416 sky2_rx_update(sky2, rxq);
877c8570
SH		 1417
1418 if (hw->chip_id == CHIP_ID_YUKON_EX ||
1419 hw->chip_id == CHIP_ID_YUKON_SUPR) {
1420 /*
1421 * Disable flushing of non ASF packets;
1422 * must be done after initializing the BMUs;
1423 * drivers without ASF support should do this too, otherwise
1424 * it may happen that they cannot run on ASF devices;
1425 * remember that the MAC FIFO isn't reset during initialization.
1426 */
1427 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_MACSEC_FLUSH_OFF);
1428 }
1429
1430 if (hw->chip_id >= CHIP_ID_YUKON_SUPR) {
1431 /* Enable RX Home Address & Routing Header checksum fix */
1432 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_FL_CTRL),
1433 RX_IPV6_SA_MOB_ENA | RX_IPV6_DA_MOB_ENA);
1434
1435 /* Enable TX Home Address & Routing Header checksum fix */
1436 sky2_write32(hw, Q_ADDR(txqaddr[sky2->port], Q_TEST),
1437 TBMU_TEST_HOME_ADD_FIX_EN | TBMU_TEST_ROUTING_ADD_FIX_EN);
1438 }
1439
1440
1441
cd28ab6a
SH		 1442 return 0;
1443nomem:
1444 sky2_rx_clean(sky2);
1445 return -ENOMEM;
1446}
1447
90bbebb4
MM		 1448static int sky2_alloc_buffers(struct sky2_port *sky2)
1449{
1450 struct sky2_hw *hw = sky2->hw;
1451
1452 /* must be power of 2 */
1453 sky2->tx_le = pci_alloc_consistent(hw->pdev,
1454 sky2->tx_ring_size *
1455 sizeof(struct sky2_tx_le),
1456 &sky2->tx_le_map);
1457 if (!sky2->tx_le)
1458 goto nomem;
1459
1460 sky2->tx_ring = kcalloc(sky2->tx_ring_size, sizeof(struct tx_ring_info),
1461 GFP_KERNEL);
1462 if (!sky2->tx_ring)
1463 goto nomem;
1464
1465 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1466 &sky2->rx_le_map);
1467 if (!sky2->rx_le)
1468 goto nomem;
1469 memset(sky2->rx_le, 0, RX_LE_BYTES);
1470
1471 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
1472 GFP_KERNEL);
1473 if (!sky2->rx_ring)
1474 goto nomem;
1475
1476 return 0;
1477nomem:
1478 return -ENOMEM;
1479}
1480
1481static void sky2_free_buffers(struct sky2_port *sky2)
1482{
1483 struct sky2_hw *hw = sky2->hw;
1484
1485 if (sky2->rx_le) {
1486 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1487 sky2->rx_le, sky2->rx_le_map);
1488 sky2->rx_le = NULL;
1489 }
1490 if (sky2->tx_le) {
1491 pci_free_consistent(hw->pdev,
1492 sky2->tx_ring_size * sizeof(struct sky2_tx_le),
1493 sky2->tx_le, sky2->tx_le_map);
1494 sky2->tx_le = NULL;
1495 }
1496 kfree(sky2->tx_ring);
1497 kfree(sky2->rx_ring);
1498
1499 sky2->tx_ring = NULL;
1500 sky2->rx_ring = NULL;
1501}
1502
cd28ab6a
SH		 1503/* Bring up network interface. */
1504static int sky2_up(struct net_device *dev)
1505{
1506 struct sky2_port *sky2 = netdev_priv(dev);
1507 struct sky2_hw *hw = sky2->hw;
1508 unsigned port = sky2->port;
e0c28116 1509 u32 imask, ramsize;
90bbebb4 1510 int cap, err;
843a46f4 1511 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1512
ee7abb04
SH		 1513 /*
1514 * On dual port PCI-X card, there is an problem where status
1515 * can be received out of order due to split transactions
843a46f4 1516 */
ee7abb04
SH		 1517 if (otherdev && netif_running(otherdev) &&
1518 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
ee7abb04
SH		 1519 u16 cmd;
1520
b32f40c4 1521 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
ee7abb04 1522 cmd &= ~PCI_X_CMD_MAX_SPLIT;
b32f40c4
SH		 1523 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1524
ee7abb04 1525 }
843a46f4 1526
55d7b4e6
SH		 1527 netif_carrier_off(dev);
1528
90bbebb4
MM		 1529 err = sky2_alloc_buffers(sky2);
1530 if (err)
cd28ab6a 1531 goto err_out;
88f5f0ca
SH		 1532
1533 tx_init(sky2);
cd28ab6a 1534
cd28ab6a
SH		 1535 sky2_mac_init(hw, port);
1536
e0c28116
SH		 1537 /* Register is number of 4K blocks on internal RAM buffer. */
1538 ramsize = sky2_read8(hw, B2_E_0) * 4;
1539 if (ramsize > 0) {
67712901 1540 u32 rxspace;
cd28ab6a 1541
e0c28116 1542 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
67712901
SH		 1543 if (ramsize < 16)
1544 rxspace = ramsize / 2;
1545 else
1546 rxspace = 8 + (2*(ramsize - 16))/3;
cd28ab6a 1547
67712901
SH		 1548 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1549 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1550
1551 /* Make sure SyncQ is disabled */
1552 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1553 RB_RST_SET);
1554 }
793b883e 1555
af4ed7e6 1556 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1557
69161611
SH		 1558 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1559 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1560 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1561
977bdf06 1562 /* Set almost empty threshold */
8e95a202
JP		 1563 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
1564 hw->chip_rev == CHIP_REV_YU_EC_U_A0)
b628ed98 1565 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
5a5b1ea0 1566
6b1a3aef 1567 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
ee5f68fe 1568 sky2->tx_ring_size - 1);
cd28ab6a 1569
d494eacd
SH		 1570#ifdef SKY2_VLAN_TAG_USED
1571 sky2_set_vlan_mode(hw, port, sky2->vlgrp != NULL);
1572#endif
1573
6b1a3aef 1574 err = sky2_rx_start(sky2);
6de16237 1575 if (err)
cd28ab6a
SH		 1576 goto err_out;
1577
cd28ab6a 1578 /* Enable interrupts from phy/mac for port */
e07b1aa8 1579 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1580 imask |= portirq_msk[port];
e07b1aa8 1581 sky2_write32(hw, B0_IMSK, imask);
1fd82f3c 1582 sky2_read32(hw, B0_IMSK);
e07b1aa8 1583
a11da890
AD		 1584 if (netif_msg_ifup(sky2))
1585 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
af18d8b8 1586
cd28ab6a
SH		 1587 return 0;
1588
1589err_out:
90bbebb4 1590 sky2_free_buffers(sky2);
cd28ab6a
SH		 1591 return err;
1592}
1593
793b883e 1594/* Modular subtraction in ring */
ee5f68fe 1595static inline int tx_inuse(const struct sky2_port *sky2)
793b883e 1596{
ee5f68fe 1597 return (sky2->tx_prod - sky2->tx_cons) & (sky2->tx_ring_size - 1);
793b883e 1598}
cd28ab6a 1599
793b883e
SH		 1600/* Number of list elements available for next tx */
1601static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1602{
ee5f68fe 1603 return sky2->tx_pending - tx_inuse(sky2);
cd28ab6a
SH		 1604}
1605
793b883e 1606/* Estimate of number of transmit list elements required */
28bd181a 1607static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1608{
793b883e
SH		 1609 unsigned count;
1610
07e31637
SH		 1611 count = (skb_shinfo(skb)->nr_frags + 1)
1612 * (sizeof(dma_addr_t) / sizeof(u32));
793b883e 1613
89114afd 1614 if (skb_is_gso(skb))
793b883e 1615 ++count;
07e31637
SH		 1616 else if (sizeof(dma_addr_t) == sizeof(u32))
1617 ++count; /* possible vlan */
793b883e 1618
84fa7933 1619 if (skb->ip_summed == CHECKSUM_PARTIAL)
793b883e
SH		 1620 ++count;
1621
1622 return count;
cd28ab6a
SH		 1623}
1624
6b84daca
SH		 1625static void sky2_tx_unmap(struct pci_dev *pdev,
1626 const struct tx_ring_info *re)
1627{
1628 if (re->flags & TX_MAP_SINGLE)
1629 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
1630 pci_unmap_len(re, maplen),
1631 PCI_DMA_TODEVICE);
1632 else if (re->flags & TX_MAP_PAGE)
1633 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1634 pci_unmap_len(re, maplen),
1635 PCI_DMA_TODEVICE);
1636}
1637
793b883e
SH		 1638/*
1639 * Put one packet in ring for transmit.
1640 * A single packet can generate multiple list elements, and
1641 * the number of ring elements will probably be less than the number
1642 * of list elements used.
1643 */
61357325
SH		 1644static netdev_tx_t sky2_xmit_frame(struct sk_buff *skb,
1645 struct net_device *dev)
cd28ab6a
SH		 1646{
1647 struct sky2_port *sky2 = netdev_priv(dev);
1648 struct sky2_hw *hw = sky2->hw;
d1f13708 1649 struct sky2_tx_le *le = NULL;
6cdbbdf3 1650 struct tx_ring_info *re;
9b289c33 1651 unsigned i, len;
cd28ab6a 1652 dma_addr_t mapping;
5dce95e5
SH		 1653 u32 upper;
1654 u16 slot;
cd28ab6a
SH		 1655 u16 mss;
1656 u8 ctrl;
1657
2bb8c262
SH		 1658 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1659 return NETDEV_TX_BUSY;
cd28ab6a 1660
cd28ab6a
SH		 1661 len = skb_headlen(skb);
1662 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
793b883e 1663
454e6cb6
SH		 1664 if (pci_dma_mapping_error(hw->pdev, mapping))
1665 goto mapping_error;
1666
9b289c33 1667 slot = sky2->tx_prod;
454e6cb6
SH		 1668 if (unlikely(netif_msg_tx_queued(sky2)))
1669 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
9b289c33 1670 dev->name, slot, skb->len);
454e6cb6 1671
86c6887e 1672 /* Send high bits if needed */
5dce95e5
SH		 1673 upper = upper_32_bits(mapping);
1674 if (upper != sky2->tx_last_upper) {
9b289c33 1675 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1676 le->addr = cpu_to_le32(upper);
1677 sky2->tx_last_upper = upper;
793b883e 1678 le->opcode = OP_ADDR64 | HW_OWNER;
793b883e 1679 }
cd28ab6a
SH		 1680
1681 /* Check for TCP Segmentation Offload */
7967168c 1682 mss = skb_shinfo(skb)->gso_size;
793b883e 1683 if (mss != 0) {
ea76e635
SH		 1684
1685 if (!(hw->flags & SKY2_HW_NEW_LE))
69161611
SH		 1686 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1687
1688 if (mss != sky2->tx_last_mss) {
9b289c33 1689 le = get_tx_le(sky2, &slot);
69161611 1690 le->addr = cpu_to_le32(mss);
ea76e635
SH		 1691
1692 if (hw->flags & SKY2_HW_NEW_LE)
69161611
SH		 1693 le->opcode = OP_MSS | HW_OWNER;
1694 else
1695 le->opcode = OP_LRGLEN | HW_OWNER;
e07560cd
SH		 1696 sky2->tx_last_mss = mss;
1697 }
cd28ab6a
SH		 1698 }
1699
cd28ab6a 1700 ctrl = 0;
d1f13708
SH		 1701#ifdef SKY2_VLAN_TAG_USED
1702 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1703 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1704 if (!le) {
9b289c33 1705 le = get_tx_le(sky2, &slot);
f65b138c 1706 le->addr = 0;
d1f13708 1707 le->opcode = OP_VLAN|HW_OWNER;
d1f13708
SH		 1708 } else
1709 le->opcode |= OP_VLAN;
1710 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1711 ctrl |= INS_VLAN;
1712 }
1713#endif
1714
1715 /* Handle TCP checksum offload */
84fa7933 1716 if (skb->ip_summed == CHECKSUM_PARTIAL) {
69161611 1717 /* On Yukon EX (some versions) encoding change. */
ea76e635 1718 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
69161611
SH		 1719 ctrl |= CALSUM; /* auto checksum */
1720 else {
1721 const unsigned offset = skb_transport_offset(skb);
1722 u32 tcpsum;
1723
1724 tcpsum = offset << 16; /* sum start */
1725 tcpsum |= offset + skb->csum_offset; /* sum write */
1726
1727 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1728 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1729 ctrl |= UDPTCP;
1730
1731 if (tcpsum != sky2->tx_tcpsum) {
1732 sky2->tx_tcpsum = tcpsum;
1733
9b289c33 1734 le = get_tx_le(sky2, &slot);
69161611
SH		 1735 le->addr = cpu_to_le32(tcpsum);
1736 le->length = 0; /* initial checksum value */
1737 le->ctrl = 1; /* one packet */
1738 le->opcode = OP_TCPLISW | HW_OWNER;
1739 }
1d179332 1740 }
cd28ab6a
SH		 1741 }
1742
6b84daca
SH		 1743 re = sky2->tx_ring + slot;
1744 re->flags = TX_MAP_SINGLE;
1745 pci_unmap_addr_set(re, mapaddr, mapping);
1746 pci_unmap_len_set(re, maplen, len);
1747
9b289c33 1748 le = get_tx_le(sky2, &slot);
d6e74b6b 1749 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1750 le->length = cpu_to_le16(len);
1751 le->ctrl = ctrl;
793b883e 1752 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1753
cd28ab6a
SH		 1754
1755 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
291ea614 1756 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
cd28ab6a
SH		 1757
1758 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1759 frag->size, PCI_DMA_TODEVICE);
86c6887e 1760
454e6cb6
SH		 1761 if (pci_dma_mapping_error(hw->pdev, mapping))
1762 goto mapping_unwind;
1763
5dce95e5
SH		 1764 upper = upper_32_bits(mapping);
1765 if (upper != sky2->tx_last_upper) {
9b289c33 1766 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1767 le->addr = cpu_to_le32(upper);
1768 sky2->tx_last_upper = upper;
793b883e 1769 le->opcode = OP_ADDR64 | HW_OWNER;
cd28ab6a
SH		 1770 }
1771
6b84daca
SH		 1772 re = sky2->tx_ring + slot;
1773 re->flags = TX_MAP_PAGE;
1774 pci_unmap_addr_set(re, mapaddr, mapping);
1775 pci_unmap_len_set(re, maplen, frag->size);
1776
9b289c33 1777 le = get_tx_le(sky2, &slot);
d6e74b6b 1778 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1779 le->length = cpu_to_le16(frag->size);
1780 le->ctrl = ctrl;
793b883e 1781 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1782 }
6cdbbdf3 1783
6b84daca 1784 re->skb = skb;
cd28ab6a
SH		 1785 le->ctrl |= EOP;
1786
9b289c33
MM		 1787 sky2->tx_prod = slot;
1788
97bda706
SH		 1789 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1790 netif_stop_queue(dev);
b19666d9 1791
290d4de5 1792 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1793
cd28ab6a 1794 return NETDEV_TX_OK;
454e6cb6
SH		 1795
1796mapping_unwind:
ee5f68fe 1797 for (i = sky2->tx_prod; i != slot; i = RING_NEXT(i, sky2->tx_ring_size)) {
454e6cb6
SH		 1798 re = sky2->tx_ring + i;
1799
6b84daca 1800 sky2_tx_unmap(hw->pdev, re);
454e6cb6
SH		 1801 }
1802
454e6cb6
SH		 1803mapping_error:
1804 if (net_ratelimit())
1805 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
1806 dev_kfree_skb(skb);
1807 return NETDEV_TX_OK;
cd28ab6a
SH		 1808}
1809
cd28ab6a 1810/*
793b883e
SH		 1811 * Free ring elements from starting at tx_cons until "done"
1812 *
481cea4a
SH		 1813 * NB:
1814 * 1. The hardware will tell us about partial completion of multi-part
291ea614 1815 * buffers so make sure not to free skb to early.
481cea4a
SH		 1816 * 2. This may run in parallel start_xmit because the it only
1817 * looks at the tail of the queue of FIFO (tx_cons), not
1818 * the head (tx_prod)
cd28ab6a 1819 */
d11c13e7 1820static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1821{
d11c13e7 1822 struct net_device *dev = sky2->netdev;
291ea614 1823 unsigned idx;
cd28ab6a 1824
ee5f68fe 1825 BUG_ON(done >= sky2->tx_ring_size);
2224795d 1826
291ea614 1827 for (idx = sky2->tx_cons; idx != done;
ee5f68fe 1828 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
291ea614 1829 struct tx_ring_info *re = sky2->tx_ring + idx;
6b84daca 1830 struct sk_buff *skb = re->skb;
291ea614 1831
6b84daca 1832 sky2_tx_unmap(sky2->hw->pdev, re);
bd1c6869 1833
6b84daca 1834 if (skb) {
291ea614
SH		 1835 if (unlikely(netif_msg_tx_done(sky2)))
1836 printk(KERN_DEBUG "%s: tx done %u\n",
1837 dev->name, idx);
3cf26753 1838
7138a0f5 1839 dev->stats.tx_packets++;
bd1c6869
SH		 1840 dev->stats.tx_bytes += skb->len;
1841
724b6942 1842 dev_kfree_skb_any(skb);
2bf56fe2 1843
ee5f68fe 1844 sky2->tx_next = RING_NEXT(idx, sky2->tx_ring_size);
cd28ab6a 1845 }
793b883e 1846 }
793b883e 1847
291ea614 1848 sky2->tx_cons = idx;
50432cb5
SH		 1849 smp_mb();
1850
9db2f1be
JP		 1851 /* Wake unless it's detached, and called e.g. from sky2_down() */
1852 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4 && netif_device_present(dev))
cd28ab6a 1853 netif_wake_queue(dev);
cd28ab6a
SH		 1854}
1855
264bb4fa 1856static void sky2_tx_reset(struct sky2_hw *hw, unsigned port)
a510996b 1857{
a510996b
MM		 1858 /* Disable Force Sync bit and Enable Alloc bit */
1859 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1860 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1861
1862 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1863 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1864 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1865
1866 /* Reset the PCI FIFO of the async Tx queue */
1867 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1868 BMU_RST_SET | BMU_FIFO_RST);
1869
1870 /* Reset the Tx prefetch units */
1871 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1872 PREF_UNIT_RST_SET);
1873
1874 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1875 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1876}
1877
cd28ab6a
SH		 1878/* Network shutdown */
1879static int sky2_down(struct net_device *dev)
1880{
1881 struct sky2_port *sky2 = netdev_priv(dev);
1882 struct sky2_hw *hw = sky2->hw;
1883 unsigned port = sky2->port;
1884 u16 ctrl;
e07b1aa8 1885 u32 imask;
cd28ab6a 1886
1b537565
SH		 1887 /* Never really got started! */
1888 if (!sky2->tx_le)
1889 return 0;
1890
cd28ab6a
SH		 1891 if (netif_msg_ifdown(sky2))
1892 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1893
d104acaf
SH		 1894 /* Force flow control off */
1895 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e 1896
cd28ab6a
SH		 1897 /* Stop transmitter */
1898 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1899 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1900
1901 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1902 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1903
1904 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1905 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1906 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1907
1908 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1909
1910 /* Workaround shared GMAC reset */
8e95a202
JP		 1911 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 &&
1912 port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1913 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1914
cd28ab6a 1915 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
cd28ab6a 1916
6c83504f
SH		 1917 /* Force any delayed status interrrupt and NAPI */
1918 sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
1919 sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
1920 sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);
1921 sky2_read8(hw, STAT_ISR_TIMER_CTRL);
1922
a947a39d
MM		 1923 sky2_rx_stop(sky2);
1924
1925 /* Disable port IRQ */
1926 imask = sky2_read32(hw, B0_IMSK);
1927 imask &= ~portirq_msk[port];
1928 sky2_write32(hw, B0_IMSK, imask);
1929 sky2_read32(hw, B0_IMSK);
1930
6c83504f
SH		 1931 synchronize_irq(hw->pdev->irq);
1932 napi_synchronize(&hw->napi);
1933
0da6d7b3 1934 spin_lock_bh(&sky2->phy_lock);
b96936da 1935 sky2_phy_power_down(hw, port);
0da6d7b3 1936 spin_unlock_bh(&sky2->phy_lock);
d3bcfbeb 1937
264bb4fa
MM		 1938 sky2_tx_reset(hw, port);
1939
481cea4a
SH		 1940 /* Free any pending frames stuck in HW queue */
1941 sky2_tx_complete(sky2, sky2->tx_prod);
1942
cd28ab6a
SH		 1943 sky2_rx_clean(sky2);
1944
90bbebb4 1945 sky2_free_buffers(sky2);
1b537565 1946
cd28ab6a
SH		 1947 return 0;
1948}
1949
1950static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1951{
ea76e635 1952 if (hw->flags & SKY2_HW_FIBRE_PHY)
793b883e
SH		 1953 return SPEED_1000;
1954
05745c4a
SH		 1955 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1956 if (aux & PHY_M_PS_SPEED_100)
1957 return SPEED_100;
1958 else
1959 return SPEED_10;
1960 }
cd28ab6a
SH		 1961
1962 switch (aux & PHY_M_PS_SPEED_MSK) {
1963 case PHY_M_PS_SPEED_1000:
1964 return SPEED_1000;
1965 case PHY_M_PS_SPEED_100:
1966 return SPEED_100;
1967 default:
1968 return SPEED_10;
1969 }
1970}
1971
1972static void sky2_link_up(struct sky2_port *sky2)
1973{
1974 struct sky2_hw *hw = sky2->hw;
1975 unsigned port = sky2->port;
1976 u16 reg;
16ad91e1
SH		 1977 static const char *fc_name[] = {
1978 [FC_NONE] = "none",
1979 [FC_TX] = "tx",
1980 [FC_RX] = "rx",
1981 [FC_BOTH] = "both",
1982 };
cd28ab6a 1983
cd28ab6a 1984 /* enable Rx/Tx */
2eaba1a2 1985 reg = gma_read16(hw, port, GM_GP_CTRL);
cd28ab6a
SH		 1986 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1987 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a
SH		 1988
1989 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1990
1991 netif_carrier_on(sky2->netdev);
cd28ab6a 1992
75e80683 1993 mod_timer(&hw->watchdog_timer, jiffies + 1);
32c2c300 1994
cd28ab6a 1995 /* Turn on link LED */
793b883e 1996 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1997 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1998
1999 if (netif_msg_link(sky2))
2000 printk(KERN_INFO PFX
d571b694 2001 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 2002 sky2->netdev->name, sky2->speed,
2003 sky2->duplex == DUPLEX_FULL ? "full" : "half",
16ad91e1 2004 fc_name[sky2->flow_status]);
cd28ab6a
SH		 2005}
2006
2007static void sky2_link_down(struct sky2_port *sky2)
2008{
2009 struct sky2_hw *hw = sky2->hw;
2010 unsigned port = sky2->port;
2011 u16 reg;
2012
2013 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
2014
2015 reg = gma_read16(hw, port, GM_GP_CTRL);
2016 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
2017 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a 2018
cd28ab6a 2019 netif_carrier_off(sky2->netdev);
cd28ab6a 2020
809aaaae 2021 /* Turn off link LED */
cd28ab6a
SH		 2022 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
2023
2024 if (netif_msg_link(sky2))
2025 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
2eaba1a2 2026
cd28ab6a
SH		 2027 sky2_phy_init(hw, port);
2028}
2029
16ad91e1
SH		 2030static enum flow_control sky2_flow(int rx, int tx)
2031{
2032 if (rx)
2033 return tx ? FC_BOTH : FC_RX;
2034 else
2035 return tx ? FC_TX : FC_NONE;
2036}
2037
793b883e
SH		 2038static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
2039{
2040 struct sky2_hw *hw = sky2->hw;
2041 unsigned port = sky2->port;
da4c1ff4 2042 u16 advert, lpa;
793b883e 2043
da4c1ff4 2044 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
793b883e 2045 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
793b883e
SH		 2046 if (lpa & PHY_M_AN_RF) {
2047 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
2048 return -1;
2049 }
2050
793b883e
SH		 2051 if (!(aux & PHY_M_PS_SPDUP_RES)) {
2052 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
2053 sky2->netdev->name);
2054 return -1;
2055 }
2056
793b883e 2057 sky2->speed = sky2_phy_speed(hw, aux);
7c74ac1c 2058 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
793b883e 2059
da4c1ff4
SH		 2060 /* Since the pause result bits seem to in different positions on
2061 * different chips. look at registers.
2062 */
ea76e635 2063 if (hw->flags & SKY2_HW_FIBRE_PHY) {
da4c1ff4
SH		 2064 /* Shift for bits in fiber PHY */
2065 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
2066 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2067
2068 if (advert & ADVERTISE_1000XPAUSE)
2069 advert |= ADVERTISE_PAUSE_CAP;
2070 if (advert & ADVERTISE_1000XPSE_ASYM)
2071 advert |= ADVERTISE_PAUSE_ASYM;
2072 if (lpa & LPA_1000XPAUSE)
2073 lpa |= LPA_PAUSE_CAP;
2074 if (lpa & LPA_1000XPAUSE_ASYM)
2075 lpa |= LPA_PAUSE_ASYM;
2076 }
793b883e 2077
da4c1ff4
SH		 2078 sky2->flow_status = FC_NONE;
2079 if (advert & ADVERTISE_PAUSE_CAP) {
2080 if (lpa & LPA_PAUSE_CAP)
2081 sky2->flow_status = FC_BOTH;
2082 else if (advert & ADVERTISE_PAUSE_ASYM)
2083 sky2->flow_status = FC_RX;
2084 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2085 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2086 sky2->flow_status = FC_TX;
2087 }
793b883e 2088
8e95a202
JP		 2089 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000 &&
2090 !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
16ad91e1 2091 sky2->flow_status = FC_NONE;
2eaba1a2 2092
da4c1ff4 2093 if (sky2->flow_status & FC_TX)
793b883e
SH		 2094 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2095 else
2096 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2097
2098 return 0;
2099}
cd28ab6a 2100
e07b1aa8
SH		 2101/* Interrupt from PHY */
2102static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 2103{
e07b1aa8
SH		 2104 struct net_device *dev = hw->dev[port];
2105 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 2106 u16 istatus, phystat;
2107
ebc646f6
SH		 2108 if (!netif_running(dev))
2109 return;
2110
e07b1aa8
SH		 2111 spin_lock(&sky2->phy_lock);
2112 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2113 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2114
cd28ab6a
SH		 2115 if (netif_msg_intr(sky2))
2116 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
2117 sky2->netdev->name, istatus, phystat);
2118
0ea065e5 2119 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 2120 if (sky2_autoneg_done(sky2, phystat) == 0)
2121 sky2_link_up(sky2);
2122 goto out;
2123 }
cd28ab6a 2124
793b883e
SH		 2125 if (istatus & PHY_M_IS_LSP_CHANGE)
2126 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 2127
793b883e
SH		 2128 if (istatus & PHY_M_IS_DUP_CHANGE)
2129 sky2->duplex =
2130 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 2131
793b883e
SH		 2132 if (istatus & PHY_M_IS_LST_CHANGE) {
2133 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 2134 sky2_link_up(sky2);
793b883e
SH		 2135 else
2136 sky2_link_down(sky2);
cd28ab6a 2137 }
793b883e 2138out:
e07b1aa8 2139 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 2140}
2141
0f5aac70
SH		 2142/* Special quick link interrupt (Yukon-2 Optima only) */
2143static void sky2_qlink_intr(struct sky2_hw *hw)
2144{
2145 struct sky2_port *sky2 = netdev_priv(hw->dev[0]);
2146 u32 imask;
2147 u16 phy;
2148
2149 /* disable irq */
2150 imask = sky2_read32(hw, B0_IMSK);
2151 imask &= ~Y2_IS_PHY_QLNK;
2152 sky2_write32(hw, B0_IMSK, imask);
2153
2154 /* reset PHY Link Detect */
2155 phy = sky2_pci_read16(hw, PSM_CONFIG_REG4);
a40ccc68 2156 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
0f5aac70 2157 sky2_pci_write16(hw, PSM_CONFIG_REG4, phy | 1);
a40ccc68 2158 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
0f5aac70
SH		 2159
2160 sky2_link_up(sky2);
2161}
2162
62335ab0 2163/* Transmit timeout is only called if we are running, carrier is up
302d1252
SH		 2164 * and tx queue is full (stopped).
2165 */
cd28ab6a
SH		 2166static void sky2_tx_timeout(struct net_device *dev)
2167{
2168 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3 2169 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 2170
2171 if (netif_msg_timer(sky2))
2172 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
2173
8f24664d 2174 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
62335ab0
SH		 2175 dev->name, sky2->tx_cons, sky2->tx_prod,
2176 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2177 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
8f24664d 2178
81906791
SH		 2179 /* can't restart safely under softirq */
2180 schedule_work(&hw->restart_work);
cd28ab6a
SH		 2181}
2182
2183static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2184{
6b1a3aef
SH		 2185 struct sky2_port *sky2 = netdev_priv(dev);
2186 struct sky2_hw *hw = sky2->hw;
b628ed98 2187 unsigned port = sky2->port;
6b1a3aef
SH		 2188 int err;
2189 u16 ctl, mode;
e07b1aa8 2190 u32 imask;
cd28ab6a
SH		 2191
2192 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2193 return -EINVAL;
2194
05745c4a
SH		 2195 if (new_mtu > ETH_DATA_LEN &&
2196 (hw->chip_id == CHIP_ID_YUKON_FE ||
2197 hw->chip_id == CHIP_ID_YUKON_FE_P))
d2adf4f6
SH		 2198 return -EINVAL;
2199
6b1a3aef
SH		 2200 if (!netif_running(dev)) {
2201 dev->mtu = new_mtu;
2202 return 0;
2203 }
2204
e07b1aa8 2205 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef
SH		 2206 sky2_write32(hw, B0_IMSK, 0);
2207
018d1c66
SH		 2208 dev->trans_start = jiffies; /* prevent tx timeout */
2209 netif_stop_queue(dev);
bea3348e 2210 napi_disable(&hw->napi);
018d1c66 2211
e07b1aa8
SH		 2212 synchronize_irq(hw->pdev->irq);
2213
39dbd958 2214 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
69161611 2215 sky2_set_tx_stfwd(hw, port);
b628ed98
SH		 2216
2217 ctl = gma_read16(hw, port, GM_GP_CTRL);
2218 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
6b1a3aef
SH		 2219 sky2_rx_stop(sky2);
2220 sky2_rx_clean(sky2);
cd28ab6a
SH		 2221
2222 dev->mtu = new_mtu;
14d0263f 2223
6b1a3aef
SH		 2224 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2225 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2226
2227 if (dev->mtu > ETH_DATA_LEN)
2228 mode |= GM_SMOD_JUMBO_ENA;
2229
b628ed98 2230 gma_write16(hw, port, GM_SERIAL_MODE, mode);
cd28ab6a 2231
b628ed98 2232 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 2233
6b1a3aef 2234 err = sky2_rx_start(sky2);
e07b1aa8 2235 sky2_write32(hw, B0_IMSK, imask);
018d1c66 2236
d1d08d12 2237 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e
SH		 2238 napi_enable(&hw->napi);
2239
1b537565
SH		 2240 if (err)
2241 dev_close(dev);
2242 else {
b628ed98 2243 gma_write16(hw, port, GM_GP_CTRL, ctl);
1b537565 2244
1b537565
SH		 2245 netif_wake_queue(dev);
2246 }
2247
cd28ab6a
SH		 2248 return err;
2249}
2250
14d0263f
SH		 2251/* For small just reuse existing skb for next receive */
2252static struct sk_buff *receive_copy(struct sky2_port *sky2,
2253 const struct rx_ring_info *re,
2254 unsigned length)
2255{
2256 struct sk_buff *skb;
2257
89d71a66 2258 skb = netdev_alloc_skb_ip_align(sky2->netdev, length);
14d0263f 2259 if (likely(skb)) {
14d0263f
SH		 2260 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2261 length, PCI_DMA_FROMDEVICE);
d626f62b 2262 skb_copy_from_linear_data(re->skb, skb->data, length);
14d0263f
SH		 2263 skb->ip_summed = re->skb->ip_summed;
2264 skb->csum = re->skb->csum;
2265 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2266 length, PCI_DMA_FROMDEVICE);
2267 re->skb->ip_summed = CHECKSUM_NONE;
489b10c1 2268 skb_put(skb, length);
14d0263f
SH		 2269 }
2270 return skb;
2271}
2272
2273/* Adjust length of skb with fragments to match received data */
2274static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2275 unsigned int length)
2276{
2277 int i, num_frags;
2278 unsigned int size;
2279
2280 /* put header into skb */
2281 size = min(length, hdr_space);
2282 skb->tail += size;
2283 skb->len += size;
2284 length -= size;
2285
2286 num_frags = skb_shinfo(skb)->nr_frags;
2287 for (i = 0; i < num_frags; i++) {
2288 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2289
2290 if (length == 0) {
2291 /* don't need this page */
2292 __free_page(frag->page);
2293 --skb_shinfo(skb)->nr_frags;
2294 } else {
2295 size = min(length, (unsigned) PAGE_SIZE);
2296
2297 frag->size = size;
2298 skb->data_len += size;
2299 skb->truesize += size;
2300 skb->len += size;
2301 length -= size;
2302 }
2303 }
2304}
2305
2306/* Normal packet - take skb from ring element and put in a new one */
2307static struct sk_buff *receive_new(struct sky2_port *sky2,
2308 struct rx_ring_info *re,
2309 unsigned int length)
2310{
2311 struct sk_buff *skb, *nskb;
2312 unsigned hdr_space = sky2->rx_data_size;
2313
14d0263f
SH		 2314 /* Don't be tricky about reusing pages (yet) */
2315 nskb = sky2_rx_alloc(sky2);
2316 if (unlikely(!nskb))
2317 return NULL;
2318
2319 skb = re->skb;
2320 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2321
2322 prefetch(skb->data);
2323 re->skb = nskb;
454e6cb6
SH		 2324 if (sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space)) {
2325 dev_kfree_skb(nskb);
2326 re->skb = skb;
2327 return NULL;
2328 }
14d0263f
SH		 2329
2330 if (skb_shinfo(skb)->nr_frags)
2331 skb_put_frags(skb, hdr_space, length);
2332 else
489b10c1 2333 skb_put(skb, length);
14d0263f
SH		 2334 return skb;
2335}
2336
cd28ab6a
SH		 2337/*
2338 * Receive one packet.
d571b694 2339 * For larger packets, get new buffer.
cd28ab6a 2340 */
497d7c86 2341static struct sk_buff *sky2_receive(struct net_device *dev,
cd28ab6a
SH		 2342 u16 length, u32 status)
2343{
497d7c86 2344 struct sky2_port *sky2 = netdev_priv(dev);
291ea614 2345 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 2346 struct sk_buff *skb = NULL;
d6532232
SH		 2347 u16 count = (status & GMR_FS_LEN) >> 16;
2348
2349#ifdef SKY2_VLAN_TAG_USED
2350 /* Account for vlan tag */
2351 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2352 count -= VLAN_HLEN;
2353#endif
cd28ab6a
SH		 2354
2355 if (unlikely(netif_msg_rx_status(sky2)))
2356 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
497d7c86 2357 dev->name, sky2->rx_next, status, length);
cd28ab6a 2358
793b883e 2359 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 2360 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 2361
3b12e014
SH		 2362 /* This chip has hardware problems that generates bogus status.
2363 * So do only marginal checking and expect higher level protocols
2364 * to handle crap frames.
2365 */
2366 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2367 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2368 length != count)
2369 goto okay;
2370
42eeea01 2371 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 2372 goto error;
2373
42eeea01
SH		 2374 if (!(status & GMR_FS_RX_OK))
2375 goto resubmit;
2376
d6532232
SH		 2377 /* if length reported by DMA does not match PHY, packet was truncated */
2378 if (length != count)
3b12e014 2379 goto len_error;
71749531 2380
3b12e014 2381okay:
14d0263f
SH		 2382 if (length < copybreak)
2383 skb = receive_copy(sky2, re, length);
2384 else
2385 skb = receive_new(sky2, re, length);
793b883e 2386resubmit:
14d0263f 2387 sky2_rx_submit(sky2, re);
79e57d32 2388
cd28ab6a
SH		 2389 return skb;
2390
3b12e014 2391len_error:
71749531
SH		 2392 /* Truncation of overlength packets
2393 causes PHY length to not match MAC length */
7138a0f5 2394 ++dev->stats.rx_length_errors;
d6532232 2395 if (netif_msg_rx_err(sky2) && net_ratelimit())
3b12e014
SH		 2396 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2397 dev->name, status, length);
d6532232 2398 goto resubmit;
71749531 2399
cd28ab6a 2400error:
7138a0f5 2401 ++dev->stats.rx_errors;
b6d77734 2402 if (status & GMR_FS_RX_FF_OV) {
7138a0f5 2403 dev->stats.rx_over_errors++;
b6d77734
SH		 2404 goto resubmit;
2405 }
6e15b712 2406
3be92a70 2407 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a 2408 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
497d7c86 2409 dev->name, status, length);
793b883e
SH		 2410
2411 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
7138a0f5 2412 dev->stats.rx_length_errors++;
cd28ab6a 2413 if (status & GMR_FS_FRAGMENT)
7138a0f5 2414 dev->stats.rx_frame_errors++;
cd28ab6a 2415 if (status & GMR_FS_CRC_ERR)
7138a0f5 2416 dev->stats.rx_crc_errors++;
79e57d32 2417
793b883e 2418 goto resubmit;
cd28ab6a
SH		 2419}
2420
e07b1aa8
SH		 2421/* Transmit complete */
2422static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 2423{
e07b1aa8 2424 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 2425
49d4b8ba 2426 if (netif_running(dev))
e07b1aa8 2427 sky2_tx_complete(sky2, last);
cd28ab6a
SH		 2428}
2429
37e5a243
SH		 2430static inline void sky2_skb_rx(const struct sky2_port *sky2,
2431 u32 status, struct sk_buff *skb)
2432{
2433#ifdef SKY2_VLAN_TAG_USED
2434 u16 vlan_tag = be16_to_cpu(sky2->rx_tag);
2435 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2436 if (skb->ip_summed == CHECKSUM_NONE)
2437 vlan_hwaccel_receive_skb(skb, sky2->vlgrp, vlan_tag);
2438 else
2439 vlan_gro_receive(&sky2->hw->napi, sky2->vlgrp,
2440 vlan_tag, skb);
2441 return;
2442 }
2443#endif
2444 if (skb->ip_summed == CHECKSUM_NONE)
2445 netif_receive_skb(skb);
2446 else
2447 napi_gro_receive(&sky2->hw->napi, skb);
2448}
2449
bf15fe99
SH		 2450static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port,
2451 unsigned packets, unsigned bytes)
2452{
2453 if (packets) {
2454 struct net_device *dev = hw->dev[port];
2455
2456 dev->stats.rx_packets += packets;
2457 dev->stats.rx_bytes += bytes;
2458 dev->last_rx = jiffies;
2459 sky2_rx_update(netdev_priv(dev), rxqaddr[port]);
2460 }
2461}
2462
e07b1aa8 2463/* Process status response ring */
26691830 2464static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
cd28ab6a 2465{
e07b1aa8 2466 int work_done = 0;
bf15fe99
SH		 2467 unsigned int total_bytes[2] = { 0 };
2468 unsigned int total_packets[2] = { 0 };
a8fd6266 2469
af2a58ac 2470 rmb();
26691830 2471 do {
55c9dd35 2472 struct sky2_port *sky2;
13210ce5 2473 struct sky2_status_le *le = hw->st_le + hw->st_idx;
ab5adecb 2474 unsigned port;
13210ce5 2475 struct net_device *dev;
cd28ab6a 2476 struct sk_buff *skb;
cd28ab6a
SH		 2477 u32 status;
2478 u16 length;
ab5adecb
SH		 2479 u8 opcode = le->opcode;
2480
2481 if (!(opcode & HW_OWNER))
2482 break;
cd28ab6a 2483
cb5d9547 2484 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 2485
ab5adecb 2486 port = le->css & CSS_LINK_BIT;
69161611 2487 dev = hw->dev[port];
13210ce5 2488 sky2 = netdev_priv(dev);
f65b138c
SH		 2489 length = le16_to_cpu(le->length);
2490 status = le32_to_cpu(le->status);
cd28ab6a 2491
ab5adecb
SH		 2492 le->opcode = 0;
2493 switch (opcode & ~HW_OWNER) {
cd28ab6a 2494 case OP_RXSTAT:
bf15fe99
SH		 2495 total_packets[port]++;
2496 total_bytes[port] += length;
497d7c86 2497 skb = sky2_receive(dev, length, status);
3225b919 2498 if (unlikely(!skb)) {
7138a0f5 2499 dev->stats.rx_dropped++;
55c9dd35 2500 break;
3225b919 2501 }
13210ce5 2502
69161611 2503 /* This chip reports checksum status differently */
05745c4a 2504 if (hw->flags & SKY2_HW_NEW_LE) {
0ea065e5 2505 if ((sky2->flags & SKY2_FLAG_RX_CHECKSUM) &&
69161611
SH		 2506 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2507 (le->css & CSS_TCPUDPCSOK))
2508 skb->ip_summed = CHECKSUM_UNNECESSARY;
2509 else
2510 skb->ip_summed = CHECKSUM_NONE;
2511 }
2512
13210ce5 2513 skb->protocol = eth_type_trans(skb, dev);
13210ce5 2514
37e5a243 2515 sky2_skb_rx(sky2, status, skb);
13210ce5 2516
22e11703 2517 /* Stop after net poll weight */
13210ce5
SH		 2518 if (++work_done >= to_do)
2519 goto exit_loop;
cd28ab6a
SH		 2520 break;
2521
d1f13708
SH		 2522#ifdef SKY2_VLAN_TAG_USED
2523 case OP_RXVLAN:
2524 sky2->rx_tag = length;
2525 break;
2526
2527 case OP_RXCHKSVLAN:
2528 sky2->rx_tag = length;
2529 /* fall through */
2530#endif
cd28ab6a 2531 case OP_RXCHKS:
0ea065e5 2532 if (!(sky2->flags & SKY2_FLAG_RX_CHECKSUM))
87418307
SH		 2533 break;
2534
05745c4a
SH		 2535 /* If this happens then driver assuming wrong format */
2536 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2537 if (net_ratelimit())
2538 printk(KERN_NOTICE "%s: unexpected"
2539 " checksum status\n",
2540 dev->name);
69161611 2541 break;
05745c4a 2542 }
69161611 2543
87418307
SH		 2544 /* Both checksum counters are programmed to start at
2545 * the same offset, so unless there is a problem they
2546 * should match. This failure is an early indication that
2547 * hardware receive checksumming won't work.
2548 */
2549 if (likely(status >> 16 == (status & 0xffff))) {
2550 skb = sky2->rx_ring[sky2->rx_next].skb;
2551 skb->ip_summed = CHECKSUM_COMPLETE;
b9389796 2552 skb->csum = le16_to_cpu(status);
87418307
SH		 2553 } else {
2554 printk(KERN_NOTICE PFX "%s: hardware receive "
2555 "checksum problem (status = %#x)\n",
2556 dev->name, status);
0ea065e5
SH		 2557 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
2558
87418307 2559 sky2_write32(sky2->hw,
69161611 2560 Q_ADDR(rxqaddr[port], Q_CSR),
87418307
SH		 2561 BMU_DIS_RX_CHKSUM);
2562 }
cd28ab6a
SH		 2563 break;
2564
2565 case OP_TXINDEXLE:
13b97b74 2566 /* TX index reports status for both ports */
f55925d7 2567 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2568 if (hw->dev[1])
2569 sky2_tx_done(hw->dev[1],
2570 ((status >> 24) & 0xff)
2571 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2572 break;
2573
cd28ab6a
SH		 2574 default:
2575 if (net_ratelimit())
793b883e 2576 printk(KERN_WARNING PFX
ab5adecb 2577 "unknown status opcode 0x%x\n", opcode);
cd28ab6a 2578 }
26691830 2579 } while (hw->st_idx != idx);
cd28ab6a 2580
fe2a24df
SH		 2581 /* Fully processed status ring so clear irq */
2582 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2583
13210ce5 2584exit_loop:
bf15fe99
SH		 2585 sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]);
2586 sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]);
22e11703 2587
e07b1aa8 2588 return work_done;
cd28ab6a
SH		 2589}
2590
2591static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2592{
2593 struct net_device *dev = hw->dev[port];
2594
3be92a70
SH		 2595 if (net_ratelimit())
2596 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2597 dev->name, status);
cd28ab6a
SH		 2598
2599 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2600 if (net_ratelimit())
2601 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2602 dev->name);
cd28ab6a
SH		 2603 /* Clear IRQ */
2604 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2605 }
2606
2607 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2608 if (net_ratelimit())
2609 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2610 dev->name);
cd28ab6a
SH		 2611
2612 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2613 }
2614
2615 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2616 if (net_ratelimit())
2617 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2618 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2619 }
2620
2621 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2622 if (net_ratelimit())
2623 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2624 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2625 }
2626
2627 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2628 if (net_ratelimit())
2629 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2630 dev->name);
cd28ab6a
SH		 2631 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2632 }
2633}
2634
2635static void sky2_hw_intr(struct sky2_hw *hw)
2636{
555382cb 2637 struct pci_dev *pdev = hw->pdev;
cd28ab6a 2638 u32 status = sky2_read32(hw, B0_HWE_ISRC);
555382cb
SH		 2639 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2640
2641 status &= hwmsk;
cd28ab6a 2642
793b883e 2643 if (status & Y2_IS_TIST_OV)
cd28ab6a 2644 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2645
2646 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2647 u16 pci_err;
2648
a40ccc68 2649 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 2650 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70 2651 if (net_ratelimit())
555382cb 2652 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
b02a9258 2653 pci_err);
cd28ab6a 2654
b32f40c4 2655 sky2_pci_write16(hw, PCI_STATUS,
167f53d0 2656 pci_err | PCI_STATUS_ERROR_BITS);
a40ccc68 2657 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2658 }
2659
2660 if (status & Y2_IS_PCI_EXP) {
d571b694 2661 /* PCI-Express uncorrectable Error occurred */
555382cb 2662 u32 err;
cd28ab6a 2663
a40ccc68 2664 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
7782c8c4
SH		 2665 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2666 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2667 0xfffffffful);
3be92a70 2668 if (net_ratelimit())
555382cb 2669 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
cf06ffb4 2670
7782c8c4 2671 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
a40ccc68 2672 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2673 }
2674
2675 if (status & Y2_HWE_L1_MASK)
2676 sky2_hw_error(hw, 0, status);
2677 status >>= 8;
2678 if (status & Y2_HWE_L1_MASK)
2679 sky2_hw_error(hw, 1, status);
2680}
2681
2682static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2683{
2684 struct net_device *dev = hw->dev[port];
2685 struct sky2_port *sky2 = netdev_priv(dev);
2686 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2687
2688 if (netif_msg_intr(sky2))
2689 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2690 dev->name, status);
2691
a3caeada
SH		 2692 if (status & GM_IS_RX_CO_OV)
2693 gma_read16(hw, port, GM_RX_IRQ_SRC);
2694
2695 if (status & GM_IS_TX_CO_OV)
2696 gma_read16(hw, port, GM_TX_IRQ_SRC);
2697
cd28ab6a 2698 if (status & GM_IS_RX_FF_OR) {
7138a0f5 2699 ++dev->stats.rx_fifo_errors;
cd28ab6a
SH		 2700 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2701 }
2702
2703 if (status & GM_IS_TX_FF_UR) {
7138a0f5 2704 ++dev->stats.tx_fifo_errors;
cd28ab6a
SH		 2705 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2706 }
cd28ab6a
SH		 2707}
2708
40b01727 2709/* This should never happen it is a bug. */
c119731d 2710static void sky2_le_error(struct sky2_hw *hw, unsigned port, u16 q)
d257924e
SH		 2711{
2712 struct net_device *dev = hw->dev[port];
c119731d 2713 u16 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
d257924e 2714
c119731d
SH		 2715 dev_err(&hw->pdev->dev, PFX
2716 "%s: descriptor error q=%#x get=%u put=%u\n",
2717 dev->name, (unsigned) q, (unsigned) idx,
2718 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
d257924e 2719
40b01727 2720 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
d257924e 2721}
cd28ab6a 2722
75e80683
SH		 2723static int sky2_rx_hung(struct net_device *dev)
2724{
2725 struct sky2_port *sky2 = netdev_priv(dev);
2726 struct sky2_hw *hw = sky2->hw;
2727 unsigned port = sky2->port;
2728 unsigned rxq = rxqaddr[port];
2729 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2730 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2731 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2732 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2733
2734 /* If idle and MAC or PCI is stuck */
2735 if (sky2->check.last == dev->last_rx &&
2736 ((mac_rp == sky2->check.mac_rp &&
2737 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2738 /* Check if the PCI RX hang */
2739 (fifo_rp == sky2->check.fifo_rp &&
2740 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2741 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2742 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2743 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2744 return 1;
2745 } else {
2746 sky2->check.last = dev->last_rx;
2747 sky2->check.mac_rp = mac_rp;
2748 sky2->check.mac_lev = mac_lev;
2749 sky2->check.fifo_rp = fifo_rp;
2750 sky2->check.fifo_lev = fifo_lev;
2751 return 0;
2752 }
2753}
2754
32c2c300 2755static void sky2_watchdog(unsigned long arg)
d27ed387 2756{
01bd7564 2757 struct sky2_hw *hw = (struct sky2_hw *) arg;
d27ed387 2758
75e80683 2759 /* Check for lost IRQ once a second */
32c2c300 2760 if (sky2_read32(hw, B0_ISRC)) {
bea3348e 2761 napi_schedule(&hw->napi);
75e80683
SH		 2762 } else {
2763 int i, active = 0;
2764
2765 for (i = 0; i < hw->ports; i++) {
bea3348e 2766 struct net_device *dev = hw->dev[i];
75e80683
SH		 2767 if (!netif_running(dev))
2768 continue;
2769 ++active;
2770
2771 /* For chips with Rx FIFO, check if stuck */
39dbd958 2772 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
75e80683
SH		 2773 sky2_rx_hung(dev)) {
2774 pr_info(PFX "%s: receiver hang detected\n",
2775 dev->name);
2776 schedule_work(&hw->restart_work);
2777 return;
2778 }
2779 }
2780
2781 if (active == 0)
2782 return;
32c2c300 2783 }
01bd7564 2784
75e80683 2785 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
d27ed387
SH		 2786}
2787
40b01727
SH		 2788/* Hardware/software error handling */
2789static void sky2_err_intr(struct sky2_hw *hw, u32 status)
cd28ab6a 2790{
40b01727
SH		 2791 if (net_ratelimit())
2792 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
cd28ab6a 2793
1e5f1283
SH		 2794 if (status & Y2_IS_HW_ERR)
2795 sky2_hw_intr(hw);
d257924e 2796
1e5f1283
SH		 2797 if (status & Y2_IS_IRQ_MAC1)
2798 sky2_mac_intr(hw, 0);
cd28ab6a 2799
1e5f1283
SH		 2800 if (status & Y2_IS_IRQ_MAC2)
2801 sky2_mac_intr(hw, 1);
cd28ab6a 2802
1e5f1283 2803 if (status & Y2_IS_CHK_RX1)
c119731d 2804 sky2_le_error(hw, 0, Q_R1);
d257924e 2805
1e5f1283 2806 if (status & Y2_IS_CHK_RX2)
c119731d 2807 sky2_le_error(hw, 1, Q_R2);
d257924e 2808
1e5f1283 2809 if (status & Y2_IS_CHK_TXA1)
c119731d 2810 sky2_le_error(hw, 0, Q_XA1);
d257924e 2811
1e5f1283 2812 if (status & Y2_IS_CHK_TXA2)
c119731d 2813 sky2_le_error(hw, 1, Q_XA2);
40b01727
SH		 2814}
2815
bea3348e 2816static int sky2_poll(struct napi_struct *napi, int work_limit)
40b01727 2817{
bea3348e 2818 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
40b01727 2819 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
6f535763 2820 int work_done = 0;
26691830 2821 u16 idx;
40b01727
SH		 2822
2823 if (unlikely(status & Y2_IS_ERROR))
2824 sky2_err_intr(hw, status);
2825
2826 if (status & Y2_IS_IRQ_PHY1)
2827 sky2_phy_intr(hw, 0);
2828
2829 if (status & Y2_IS_IRQ_PHY2)
2830 sky2_phy_intr(hw, 1);
cd28ab6a 2831
0f5aac70
SH		 2832 if (status & Y2_IS_PHY_QLNK)
2833 sky2_qlink_intr(hw);
2834
26691830
SH		 2835 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
2836 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
6f535763
DM		 2837
2838 if (work_done >= work_limit)
26691830
SH		 2839 goto done;
2840 }
6f535763 2841
26691830
SH		 2842 napi_complete(napi);
2843 sky2_read32(hw, B0_Y2_SP_LISR);
2844done:
6f535763 2845
bea3348e 2846 return work_done;
e07b1aa8
SH		 2847}
2848
7d12e780 2849static irqreturn_t sky2_intr(int irq, void *dev_id)
e07b1aa8
SH		 2850{
2851 struct sky2_hw *hw = dev_id;
e07b1aa8
SH		 2852 u32 status;
2853
2854 /* Reading this mask interrupts as side effect */
2855 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2856 if (status == 0 || status == ~0)
2857 return IRQ_NONE;
793b883e 2858
e07b1aa8 2859 prefetch(&hw->st_le[hw->st_idx]);
bea3348e
SH		 2860
2861 napi_schedule(&hw->napi);
793b883e 2862
cd28ab6a
SH		 2863 return IRQ_HANDLED;
2864}
2865
2866#ifdef CONFIG_NET_POLL_CONTROLLER
2867static void sky2_netpoll(struct net_device *dev)
2868{
2869 struct sky2_port *sky2 = netdev_priv(dev);
2870
bea3348e 2871 napi_schedule(&sky2->hw->napi);
cd28ab6a
SH		 2872}
2873#endif
2874
2875/* Chip internal frequency for clock calculations */
05745c4a 2876static u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2877{
793b883e 2878 switch (hw->chip_id) {
cd28ab6a 2879 case CHIP_ID_YUKON_EC:
5a5b1ea0 2880 case CHIP_ID_YUKON_EC_U:
93745494 2881 case CHIP_ID_YUKON_EX:
ed4d4161 2882 case CHIP_ID_YUKON_SUPR:
0ce8b98d 2883 case CHIP_ID_YUKON_UL_2:
0f5aac70 2884 case CHIP_ID_YUKON_OPT:
05745c4a
SH		 2885 return 125;
2886
cd28ab6a 2887 case CHIP_ID_YUKON_FE:
05745c4a
SH		 2888 return 100;
2889
2890 case CHIP_ID_YUKON_FE_P:
2891 return 50;
2892
2893 case CHIP_ID_YUKON_XL:
2894 return 156;
2895
2896 default:
2897 BUG();
cd28ab6a
SH		 2898 }
2899}
2900
fb17358f 2901static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2902{
fb17358f 2903 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2904}
2905
fb17358f 2906static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2907{
fb17358f 2908 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2909}
2910
fb17358f 2911
e3173832 2912static int __devinit sky2_init(struct sky2_hw *hw)
cd28ab6a 2913{
b89165f2 2914 u8 t8;
cd28ab6a 2915
167f53d0 2916 /* Enable all clocks and check for bad PCI access */
b32f40c4 2917 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
451af335 2918
cd28ab6a 2919 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2920
cd28ab6a 2921 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
ea76e635
SH		 2922 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2923
2924 switch(hw->chip_id) {
2925 case CHIP_ID_YUKON_XL:
39dbd958 2926 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
ea76e635
SH		 2927 break;
2928
2929 case CHIP_ID_YUKON_EC_U:
2930 hw->flags = SKY2_HW_GIGABIT
2931 | SKY2_HW_NEWER_PHY
2932 | SKY2_HW_ADV_POWER_CTL;
2933 break;
2934
2935 case CHIP_ID_YUKON_EX:
2936 hw->flags = SKY2_HW_GIGABIT
2937 | SKY2_HW_NEWER_PHY
2938 | SKY2_HW_NEW_LE
2939 | SKY2_HW_ADV_POWER_CTL;
2940
2941 /* New transmit checksum */
2942 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2943 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2944 break;
2945
2946 case CHIP_ID_YUKON_EC:
2947 /* This rev is really old, and requires untested workarounds */
2948 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2949 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2950 return -EOPNOTSUPP;
2951 }
39dbd958 2952 hw->flags = SKY2_HW_GIGABIT;
ea76e635
SH		 2953 break;
2954
2955 case CHIP_ID_YUKON_FE:
ea76e635
SH		 2956 break;
2957
05745c4a
SH		 2958 case CHIP_ID_YUKON_FE_P:
2959 hw->flags = SKY2_HW_NEWER_PHY
2960 | SKY2_HW_NEW_LE
2961 | SKY2_HW_AUTO_TX_SUM
2962 | SKY2_HW_ADV_POWER_CTL;
2963 break;
ed4d4161
SH		 2964
2965 case CHIP_ID_YUKON_SUPR:
2966 hw->flags = SKY2_HW_GIGABIT
2967 | SKY2_HW_NEWER_PHY
2968 | SKY2_HW_NEW_LE
2969 | SKY2_HW_AUTO_TX_SUM
2970 | SKY2_HW_ADV_POWER_CTL;
2971 break;
2972
0ce8b98d 2973 case CHIP_ID_YUKON_UL_2:
b338682d
TI		 2974 hw->flags = SKY2_HW_GIGABIT
2975 | SKY2_HW_ADV_POWER_CTL;
2976 break;
2977
0f5aac70 2978 case CHIP_ID_YUKON_OPT:
0ce8b98d 2979 hw->flags = SKY2_HW_GIGABIT
b338682d 2980 | SKY2_HW_NEW_LE
0ce8b98d
SH		 2981 | SKY2_HW_ADV_POWER_CTL;
2982 break;
2983
ea76e635 2984 default:
b02a9258
SH		 2985 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2986 hw->chip_id);
cd28ab6a
SH		 2987 return -EOPNOTSUPP;
2988 }
2989
ea76e635
SH		 2990 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2991 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2992 hw->flags |= SKY2_HW_FIBRE_PHY;
290d4de5 2993
e3173832
SH		 2994 hw->ports = 1;
2995 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2996 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2997 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2998 ++hw->ports;
2999 }
3000
74a61ebf
MM		 3001 if (sky2_read8(hw, B2_E_0))
3002 hw->flags |= SKY2_HW_RAM_BUFFER;
3003
e3173832
SH		 3004 return 0;
3005}
3006
3007static void sky2_reset(struct sky2_hw *hw)
3008{
555382cb 3009 struct pci_dev *pdev = hw->pdev;
e3173832 3010 u16 status;
555382cb
SH		 3011 int i, cap;
3012 u32 hwe_mask = Y2_HWE_ALL_MASK;
e3173832 3013
cd28ab6a 3014 /* disable ASF */
4f44d8ba
SH		 3015 if (hw->chip_id == CHIP_ID_YUKON_EX) {
3016 status = sky2_read16(hw, HCU_CCSR);
3017 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
3018 HCU_CCSR_UC_STATE_MSK);
3019 sky2_write16(hw, HCU_CCSR, status);
3020 } else
3021 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
3022 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
cd28ab6a
SH		 3023
3024 /* do a SW reset */
3025 sky2_write8(hw, B0_CTST, CS_RST_SET);
3026 sky2_write8(hw, B0_CTST, CS_RST_CLR);
3027
ac93a394
SH		 3028 /* allow writes to PCI config */
3029 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3030
cd28ab6a 3031 /* clear PCI errors, if any */
b32f40c4 3032 status = sky2_pci_read16(hw, PCI_STATUS);
167f53d0 3033 status |= PCI_STATUS_ERROR_BITS;
b32f40c4 3034 sky2_pci_write16(hw, PCI_STATUS, status);
cd28ab6a
SH		 3035
3036 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
3037
555382cb
SH		 3038 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
3039 if (cap) {
7782c8c4
SH		 3040 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
3041 0xfffffffful);
555382cb
SH		 3042
3043 /* If error bit is stuck on ignore it */
3044 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
3045 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
7782c8c4 3046 else
555382cb
SH		 3047 hwe_mask |= Y2_IS_PCI_EXP;
3048 }
cd28ab6a 3049
ae306cca 3050 sky2_power_on(hw);
a40ccc68 3051 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 3052
3053 for (i = 0; i < hw->ports; i++) {
3054 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
3055 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
69161611 3056
ed4d4161
SH		 3057 if (hw->chip_id == CHIP_ID_YUKON_EX ||
3058 hw->chip_id == CHIP_ID_YUKON_SUPR)
69161611
SH		 3059 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
3060 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
3061 | GMC_BYP_RETR_ON);
877c8570
SH		 3062
3063 }
3064
3065 if (hw->chip_id == CHIP_ID_YUKON_SUPR && hw->chip_rev > CHIP_REV_YU_SU_B0) {
3066 /* enable MACSec clock gating */
3067 sky2_pci_write32(hw, PCI_DEV_REG3, P_CLK_MACSEC_DIS);
cd28ab6a
SH		 3068 }
3069
0f5aac70
SH		 3070 if (hw->chip_id == CHIP_ID_YUKON_OPT) {
3071 u16 reg;
3072 u32 msk;
3073
3074 if (hw->chip_rev == 0) {
3075 /* disable PCI-E PHY power down (set PHY reg 0x80, bit 7 */
3076 sky2_write32(hw, Y2_PEX_PHY_DATA, (0x80UL << 16) | (1 << 7));
3077
3078 /* set PHY Link Detect Timer to 1.1 second (11x 100ms) */
3079 reg = 10;
3080 } else {
3081 /* set PHY Link Detect Timer to 0.4 second (4x 100ms) */
3082 reg = 3;
3083 }
3084
3085 reg <<= PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE;
3086
3087 /* reset PHY Link Detect */
a40ccc68 3088 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
0f5aac70
SH		 3089 sky2_pci_write16(hw, PSM_CONFIG_REG4,
3090 reg | PSM_CONFIG_REG4_RST_PHY_LINK_DETECT);
3091 sky2_pci_write16(hw, PSM_CONFIG_REG4, reg);
3092
3093
3094 /* enable PHY Quick Link */
3095 msk = sky2_read32(hw, B0_IMSK);
3096 msk |= Y2_IS_PHY_QLNK;
3097 sky2_write32(hw, B0_IMSK, msk);
3098
3099 /* check if PSMv2 was running before */
3100 reg = sky2_pci_read16(hw, PSM_CONFIG_REG3);
3101 if (reg & PCI_EXP_LNKCTL_ASPMC) {
3102 int cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
3103 /* restore the PCIe Link Control register */
3104 sky2_pci_write16(hw, cap + PCI_EXP_LNKCTL, reg);
3105 }
a40ccc68 3106 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
0f5aac70
SH		 3107
3108 /* re-enable PEX PM in PEX PHY debug reg. 8 (clear bit 12) */
3109 sky2_write32(hw, Y2_PEX_PHY_DATA, PEX_DB_ACCESS | (0x08UL << 16));
3110 }
3111
793b883e
SH		 3112 /* Clear I2C IRQ noise */
3113 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 3114
3115 /* turn off hardware timer (unused) */
3116 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
3117 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 3118
69634ee7
SH		 3119 /* Turn off descriptor polling */
3120 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 3121
3122 /* Turn off receive timestamp */
3123 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 3124 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 3125
3126 /* enable the Tx Arbiters */
3127 for (i = 0; i < hw->ports; i++)
3128 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
3129
3130 /* Initialize ram interface */
3131 for (i = 0; i < hw->ports; i++) {
793b883e 3132 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 3133
3134 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
3135 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
3136 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
3137 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
3138 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
3139 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
3140 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
3141 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
3142 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
3143 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
3144 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
3145 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
3146 }
3147
555382cb 3148 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
cd28ab6a 3149
cd28ab6a 3150 for (i = 0; i < hw->ports; i++)
d3bcfbeb 3151 sky2_gmac_reset(hw, i);
cd28ab6a 3152
cd28ab6a
SH		 3153 memset(hw->st_le, 0, STATUS_LE_BYTES);
3154 hw->st_idx = 0;
3155
3156 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
3157 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
3158
3159 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 3160 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 3161
3162 /* Set the list last index */
793b883e 3163 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 3164
290d4de5
SH		 3165 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3166 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 3167
290d4de5
SH		 3168 /* set Status-FIFO ISR watermark */
3169 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3170 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3171 else
3172 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 3173
290d4de5 3174 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 3175 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3176 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 3177
793b883e 3178 /* enable status unit */
cd28ab6a
SH		 3179 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3180
3181 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3182 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3183 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
e3173832
SH		 3184}
3185
af18d8b8
SH		 3186/* Take device down (offline).
3187 * Equivalent to doing dev_stop() but this does not
3188 * inform upper layers of the transistion.
3189 */
3190static void sky2_detach(struct net_device *dev)
3191{
3192 if (netif_running(dev)) {
3193 netif_device_detach(dev); /* stop txq */
3194 sky2_down(dev);
3195 }
3196}
3197
3198/* Bring device back after doing sky2_detach */
3199static int sky2_reattach(struct net_device *dev)
3200{
3201 int err = 0;
3202
3203 if (netif_running(dev)) {
3204 err = sky2_up(dev);
3205 if (err) {
3206 printk(KERN_INFO PFX "%s: could not restart %d\n",
3207 dev->name, err);
3208 dev_close(dev);
3209 } else {
3210 netif_device_attach(dev);
3211 sky2_set_multicast(dev);
3212 }
3213 }
3214
3215 return err;
3216}
3217
81906791
SH		 3218static void sky2_restart(struct work_struct *work)
3219{
3220 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
af18d8b8 3221 int i;
81906791 3222
81906791 3223 rtnl_lock();
af18d8b8
SH		 3224 for (i = 0; i < hw->ports; i++)
3225 sky2_detach(hw->dev[i]);
81906791 3226
8cfcbe99
SH		 3227 napi_disable(&hw->napi);
3228 sky2_write32(hw, B0_IMSK, 0);
81906791
SH		 3229 sky2_reset(hw);
3230 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 3231 napi_enable(&hw->napi);
81906791 3232
af18d8b8
SH		 3233 for (i = 0; i < hw->ports; i++)
3234 sky2_reattach(hw->dev[i]);
81906791 3235
81906791
SH		 3236 rtnl_unlock();
3237}
3238
e3173832
SH		 3239static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3240{
3241 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3242}
3243
2ca4231d
MM		 3244static void sky2_hw_set_wol(struct sky2_hw *hw)
3245{
3246 int wol = 0;
3247 int i;
3248
3249 for (i = 0; i < hw->ports; i++) {
3250 struct net_device *dev = hw->dev[i];
3251 struct sky2_port *sky2 = netdev_priv(dev);
3252
3253 if (sky2->wol)
3254 wol = 1;
3255 }
3256
3257 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3258 hw->chip_id == CHIP_ID_YUKON_EX ||
3259 hw->chip_id == CHIP_ID_YUKON_FE_P)
3260 sky2_write32(hw, B0_CTST, wol ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
3261
3262 device_set_wakeup_enable(&hw->pdev->dev, wol);
3263}
3264
e3173832
SH		 3265static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3266{
3267 const struct sky2_port *sky2 = netdev_priv(dev);
3268
3269 wol->supported = sky2_wol_supported(sky2->hw);
3270 wol->wolopts = sky2->wol;
3271}
3272
3273static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3274{
3275 struct sky2_port *sky2 = netdev_priv(dev);
3276 struct sky2_hw *hw = sky2->hw;
cd28ab6a 3277
8e95a202
JP		 3278 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw)) ||
3279 !device_can_wakeup(&hw->pdev->dev))
e3173832
SH		 3280 return -EOPNOTSUPP;
3281
3282 sky2->wol = wol->wolopts;
3283
2ca4231d 3284 sky2_hw_set_wol(hw);
9d731d77 3285
e3173832
SH		 3286 if (!netif_running(dev))
3287 sky2_wol_init(sky2);
cd28ab6a
SH		 3288 return 0;
3289}
3290
28bd181a 3291static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a 3292{
b89165f2
SH		 3293 if (sky2_is_copper(hw)) {
3294 u32 modes = SUPPORTED_10baseT_Half
3295 | SUPPORTED_10baseT_Full
3296 | SUPPORTED_100baseT_Half
3297 | SUPPORTED_100baseT_Full
3298 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a 3299
ea76e635 3300 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a 3301 modes |= SUPPORTED_1000baseT_Half
b89165f2
SH		 3302 | SUPPORTED_1000baseT_Full;
3303 return modes;
cd28ab6a 3304 } else
b89165f2
SH		 3305 return SUPPORTED_1000baseT_Half
3306 | SUPPORTED_1000baseT_Full
3307 | SUPPORTED_Autoneg
3308 | SUPPORTED_FIBRE;
cd28ab6a
SH		 3309}
3310
793b883e 3311static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 3312{
3313 struct sky2_port *sky2 = netdev_priv(dev);
3314 struct sky2_hw *hw = sky2->hw;
3315
3316 ecmd->transceiver = XCVR_INTERNAL;
3317 ecmd->supported = sky2_supported_modes(hw);
3318 ecmd->phy_address = PHY_ADDR_MARV;
b89165f2 3319 if (sky2_is_copper(hw)) {
cd28ab6a 3320 ecmd->port = PORT_TP;
b89165f2
SH		 3321 ecmd->speed = sky2->speed;
3322 } else {
3323 ecmd->speed = SPEED_1000;
cd28ab6a 3324 ecmd->port = PORT_FIBRE;
b89165f2 3325 }
cd28ab6a
SH		 3326
3327 ecmd->advertising = sky2->advertising;
0ea065e5
SH		 3328 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_SPEED)
3329 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3330 ecmd->duplex = sky2->duplex;
3331 return 0;
3332}
3333
3334static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3335{
3336 struct sky2_port *sky2 = netdev_priv(dev);
3337 const struct sky2_hw *hw = sky2->hw;
3338 u32 supported = sky2_supported_modes(hw);
3339
3340 if (ecmd->autoneg == AUTONEG_ENABLE) {
0ea065e5 3341 sky2->flags |= SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3342 ecmd->advertising = supported;
3343 sky2->duplex = -1;
3344 sky2->speed = -1;
3345 } else {
3346 u32 setting;
3347
793b883e 3348 switch (ecmd->speed) {
cd28ab6a
SH		 3349 case SPEED_1000:
3350 if (ecmd->duplex == DUPLEX_FULL)
3351 setting = SUPPORTED_1000baseT_Full;
3352 else if (ecmd->duplex == DUPLEX_HALF)
3353 setting = SUPPORTED_1000baseT_Half;
3354 else
3355 return -EINVAL;
3356 break;
3357 case SPEED_100:
3358 if (ecmd->duplex == DUPLEX_FULL)
3359 setting = SUPPORTED_100baseT_Full;
3360 else if (ecmd->duplex == DUPLEX_HALF)
3361 setting = SUPPORTED_100baseT_Half;
3362 else
3363 return -EINVAL;
3364 break;
3365
3366 case SPEED_10:
3367 if (ecmd->duplex == DUPLEX_FULL)
3368 setting = SUPPORTED_10baseT_Full;
3369 else if (ecmd->duplex == DUPLEX_HALF)
3370 setting = SUPPORTED_10baseT_Half;
3371 else
3372 return -EINVAL;
3373 break;
3374 default:
3375 return -EINVAL;
3376 }
3377
3378 if ((setting & supported) == 0)
3379 return -EINVAL;
3380
3381 sky2->speed = ecmd->speed;
3382 sky2->duplex = ecmd->duplex;
0ea065e5 3383 sky2->flags &= ~SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3384 }
3385
cd28ab6a
SH		 3386 sky2->advertising = ecmd->advertising;
3387
d1b139c0 3388 if (netif_running(dev)) {
1b537565 3389 sky2_phy_reinit(sky2);
d1b139c0
SH		 3390 sky2_set_multicast(dev);
3391 }
cd28ab6a
SH		 3392
3393 return 0;
3394}
3395
3396static void sky2_get_drvinfo(struct net_device *dev,
3397 struct ethtool_drvinfo *info)
3398{
3399 struct sky2_port *sky2 = netdev_priv(dev);
3400
3401 strcpy(info->driver, DRV_NAME);
3402 strcpy(info->version, DRV_VERSION);
3403 strcpy(info->fw_version, "N/A");
3404 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3405}
3406
3407static const struct sky2_stat {
793b883e
SH		 3408 char name[ETH_GSTRING_LEN];
3409 u16 offset;
cd28ab6a
SH		 3410} sky2_stats[] = {
3411 { "tx_bytes", GM_TXO_OK_HI },
3412 { "rx_bytes", GM_RXO_OK_HI },
3413 { "tx_broadcast", GM_TXF_BC_OK },
3414 { "rx_broadcast", GM_RXF_BC_OK },
3415 { "tx_multicast", GM_TXF_MC_OK },
3416 { "rx_multicast", GM_RXF_MC_OK },
3417 { "tx_unicast", GM_TXF_UC_OK },
3418 { "rx_unicast", GM_RXF_UC_OK },
3419 { "tx_mac_pause", GM_TXF_MPAUSE },
3420 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 3421 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 3422 { "late_collision",GM_TXF_LAT_COL },
3423 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 3424 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 3425 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 3426
d2604540 3427 { "rx_short", GM_RXF_SHT },
cd28ab6a 3428 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 3429 { "rx_64_byte_packets", GM_RXF_64B },
3430 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3431 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3432 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3433 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3434 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3435 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 3436 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 3437 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3438 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 3439 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 3440
3441 { "tx_64_byte_packets", GM_TXF_64B },
3442 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3443 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3444 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3445 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3446 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3447 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3448 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 3449};
3450
cd28ab6a
SH		 3451static u32 sky2_get_rx_csum(struct net_device *dev)
3452{
3453 struct sky2_port *sky2 = netdev_priv(dev);
3454
0ea065e5 3455 return !!(sky2->flags & SKY2_FLAG_RX_CHECKSUM);
cd28ab6a
SH		 3456}
3457
3458static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3459{
3460 struct sky2_port *sky2 = netdev_priv(dev);
3461
0ea065e5
SH		 3462 if (data)
3463 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
3464 else
3465 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
793b883e 3466
cd28ab6a
SH		 3467 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3468 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3469
3470 return 0;
3471}
3472
3473static u32 sky2_get_msglevel(struct net_device *netdev)
3474{
3475 struct sky2_port *sky2 = netdev_priv(netdev);
3476 return sky2->msg_enable;
3477}
3478
9a7ae0a9
SH		 3479static int sky2_nway_reset(struct net_device *dev)
3480{
3481 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9 3482
0ea065e5 3483 if (!netif_running(dev) || !(sky2->flags & SKY2_FLAG_AUTO_SPEED))
9a7ae0a9
SH		 3484 return -EINVAL;
3485
1b537565 3486 sky2_phy_reinit(sky2);
d1b139c0 3487 sky2_set_multicast(dev);
9a7ae0a9
SH		 3488
3489 return 0;
3490}
3491
793b883e 3492static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 3493{
3494 struct sky2_hw *hw = sky2->hw;
3495 unsigned port = sky2->port;
3496 int i;
3497
3498 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 3499 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 3500 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 3501 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 3502
793b883e 3503 for (i = 2; i < count; i++)
cd28ab6a
SH		 3504 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3505}
3506
cd28ab6a
SH		 3507static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3508{
3509 struct sky2_port *sky2 = netdev_priv(netdev);
3510 sky2->msg_enable = value;
3511}
3512
b9f2c044 3513static int sky2_get_sset_count(struct net_device *dev, int sset)
cd28ab6a 3514{
b9f2c044
JG		 3515 switch (sset) {
3516 case ETH_SS_STATS:
3517 return ARRAY_SIZE(sky2_stats);
3518 default:
3519 return -EOPNOTSUPP;
3520 }
cd28ab6a
SH		 3521}
3522
3523static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 3524 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 3525{
3526 struct sky2_port *sky2 = netdev_priv(dev);
3527
793b883e 3528 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 3529}
3530
793b883e 3531static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 3532{
3533 int i;
3534
3535 switch (stringset) {
3536 case ETH_SS_STATS:
3537 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3538 memcpy(data + i * ETH_GSTRING_LEN,
3539 sky2_stats[i].name, ETH_GSTRING_LEN);
3540 break;
3541 }
3542}
3543
cd28ab6a
SH		 3544static int sky2_set_mac_address(struct net_device *dev, void *p)
3545{
3546 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 3547 struct sky2_hw *hw = sky2->hw;
3548 unsigned port = sky2->port;
3549 const struct sockaddr *addr = p;
cd28ab6a
SH		 3550
3551 if (!is_valid_ether_addr(addr->sa_data))
3552 return -EADDRNOTAVAIL;
3553
cd28ab6a 3554 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 3555 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 3556 dev->dev_addr, ETH_ALEN);
a8ab1ec0 3557 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 3558 dev->dev_addr, ETH_ALEN);
1b537565 3559
a8ab1ec0
SH		 3560 /* virtual address for data */
3561 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3562
3563 /* physical address: used for pause frames */
3564 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 3565
3566 return 0;
cd28ab6a
SH		 3567}
3568
a052b52f
SH		 3569static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3570{
3571 u32 bit;
3572
3573 bit = ether_crc(ETH_ALEN, addr) & 63;
3574 filter[bit >> 3] |= 1 << (bit & 7);
3575}
3576
cd28ab6a
SH		 3577static void sky2_set_multicast(struct net_device *dev)
3578{
3579 struct sky2_port *sky2 = netdev_priv(dev);
3580 struct sky2_hw *hw = sky2->hw;
3581 unsigned port = sky2->port;
3582 struct dev_mc_list *list = dev->mc_list;
3583 u16 reg;
3584 u8 filter[8];
a052b52f
SH		 3585 int rx_pause;
3586 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
cd28ab6a 3587
a052b52f 3588 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
cd28ab6a
SH		 3589 memset(filter, 0, sizeof(filter));
3590
3591 reg = gma_read16(hw, port, GM_RX_CTRL);
3592 reg |= GM_RXCR_UCF_ENA;
3593
d571b694 3594 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 3595 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
a052b52f 3596 else if (dev->flags & IFF_ALLMULTI)
cd28ab6a 3597 memset(filter, 0xff, sizeof(filter));
a052b52f 3598 else if (dev->mc_count == 0 && !rx_pause)
cd28ab6a
SH		 3599 reg &= ~GM_RXCR_MCF_ENA;
3600 else {
3601 int i;
3602 reg |= GM_RXCR_MCF_ENA;
3603
a052b52f
SH		 3604 if (rx_pause)
3605 sky2_add_filter(filter, pause_mc_addr);
3606
3607 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3608 sky2_add_filter(filter, list->dmi_addr);
cd28ab6a
SH		 3609 }
3610
cd28ab6a 3611 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 3612 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 3613 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 3614 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 3615 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 3616 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 3617 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 3618 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 3619
3620 gma_write16(hw, port, GM_RX_CTRL, reg);
3621}
3622
3623/* Can have one global because blinking is controlled by
3624 * ethtool and that is always under RTNL mutex
3625 */
a84d0a3d 3626static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
cd28ab6a 3627{
a84d0a3d
SH		 3628 struct sky2_hw *hw = sky2->hw;
3629 unsigned port = sky2->port;
793b883e 3630
a84d0a3d
SH		 3631 spin_lock_bh(&sky2->phy_lock);
3632 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3633 hw->chip_id == CHIP_ID_YUKON_EX ||
3634 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3635 u16 pg;
793b883e
SH		 3636 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3637 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
793b883e 3638
a84d0a3d
SH		 3639 switch (mode) {
3640 case MO_LED_OFF:
3641 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3642 PHY_M_LEDC_LOS_CTRL(8) |
3643 PHY_M_LEDC_INIT_CTRL(8) |
3644 PHY_M_LEDC_STA1_CTRL(8) |
3645 PHY_M_LEDC_STA0_CTRL(8));
3646 break;
3647 case MO_LED_ON:
3648 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3649 PHY_M_LEDC_LOS_CTRL(9) |
3650 PHY_M_LEDC_INIT_CTRL(9) |
3651 PHY_M_LEDC_STA1_CTRL(9) |
3652 PHY_M_LEDC_STA0_CTRL(9));
3653 break;
3654 case MO_LED_BLINK:
3655 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3656 PHY_M_LEDC_LOS_CTRL(0xa) |
3657 PHY_M_LEDC_INIT_CTRL(0xa) |
3658 PHY_M_LEDC_STA1_CTRL(0xa) |
3659 PHY_M_LEDC_STA0_CTRL(0xa));
3660 break;
3661 case MO_LED_NORM:
3662 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3663 PHY_M_LEDC_LOS_CTRL(1) |
3664 PHY_M_LEDC_INIT_CTRL(8) |
3665 PHY_M_LEDC_STA1_CTRL(7) |
3666 PHY_M_LEDC_STA0_CTRL(7));
3667 }
793b883e 3668
a84d0a3d
SH		 3669 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3670 } else
7d2e3cb7 3671 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
a84d0a3d
SH		 3672 PHY_M_LED_MO_DUP(mode) |
3673 PHY_M_LED_MO_10(mode) |
3674 PHY_M_LED_MO_100(mode) |
3675 PHY_M_LED_MO_1000(mode) |
3676 PHY_M_LED_MO_RX(mode) |
3677 PHY_M_LED_MO_TX(mode));
3678
3679 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 3680}
3681
3682/* blink LED's for finding board */
3683static int sky2_phys_id(struct net_device *dev, u32 data)
3684{
3685 struct sky2_port *sky2 = netdev_priv(dev);
a84d0a3d 3686 unsigned int i;
cd28ab6a 3687
a84d0a3d
SH		 3688 if (data == 0)
3689 data = UINT_MAX;
cd28ab6a 3690
a84d0a3d
SH		 3691 for (i = 0; i < data; i++) {
3692 sky2_led(sky2, MO_LED_ON);
3693 if (msleep_interruptible(500))
3694 break;
3695 sky2_led(sky2, MO_LED_OFF);
3696 if (msleep_interruptible(500))
3697 break;
793b883e 3698 }
a84d0a3d 3699 sky2_led(sky2, MO_LED_NORM);
cd28ab6a
SH		 3700
3701 return 0;
3702}
3703
3704static void sky2_get_pauseparam(struct net_device *dev,
3705 struct ethtool_pauseparam *ecmd)
3706{
3707 struct sky2_port *sky2 = netdev_priv(dev);
3708
16ad91e1
SH		 3709 switch (sky2->flow_mode) {
3710 case FC_NONE:
3711 ecmd->tx_pause = ecmd->rx_pause = 0;
3712 break;
3713 case FC_TX:
3714 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3715 break;
3716 case FC_RX:
3717 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3718 break;
3719 case FC_BOTH:
3720 ecmd->tx_pause = ecmd->rx_pause = 1;
3721 }
3722
0ea065e5
SH		 3723 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_PAUSE)
3724 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3725}
3726
3727static int sky2_set_pauseparam(struct net_device *dev,
3728 struct ethtool_pauseparam *ecmd)
3729{
3730 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 3731
0ea065e5
SH		 3732 if (ecmd->autoneg == AUTONEG_ENABLE)
3733 sky2->flags |= SKY2_FLAG_AUTO_PAUSE;
3734 else
3735 sky2->flags &= ~SKY2_FLAG_AUTO_PAUSE;
3736
16ad91e1 3737 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
cd28ab6a 3738
16ad91e1
SH		 3739 if (netif_running(dev))
3740 sky2_phy_reinit(sky2);
cd28ab6a 3741
2eaba1a2 3742 return 0;
cd28ab6a
SH		 3743}
3744
fb17358f
SH		 3745static int sky2_get_coalesce(struct net_device *dev,
3746 struct ethtool_coalesce *ecmd)
3747{
3748 struct sky2_port *sky2 = netdev_priv(dev);
3749 struct sky2_hw *hw = sky2->hw;
3750
3751 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3752 ecmd->tx_coalesce_usecs = 0;
3753 else {
3754 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3755 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3756 }
3757 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3758
3759 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3760 ecmd->rx_coalesce_usecs = 0;
3761 else {
3762 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3763 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3764 }
3765 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3766
3767 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3768 ecmd->rx_coalesce_usecs_irq = 0;
3769 else {
3770 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3771 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3772 }
3773
3774 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3775
3776 return 0;
3777}
3778
3779/* Note: this affect both ports */
3780static int sky2_set_coalesce(struct net_device *dev,
3781 struct ethtool_coalesce *ecmd)
3782{
3783 struct sky2_port *sky2 = netdev_priv(dev);
3784 struct sky2_hw *hw = sky2->hw;
77b3d6a2 3785 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 3786
77b3d6a2
SH		 3787 if (ecmd->tx_coalesce_usecs > tmax ||
3788 ecmd->rx_coalesce_usecs > tmax ||
3789 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 3790 return -EINVAL;
3791
ee5f68fe 3792 if (ecmd->tx_max_coalesced_frames >= sky2->tx_ring_size-1)
fb17358f 3793 return -EINVAL;
ff81fbbe 3794 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 3795 return -EINVAL;
ff81fbbe 3796 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 3797 return -EINVAL;
3798
3799 if (ecmd->tx_coalesce_usecs == 0)
3800 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3801 else {
3802 sky2_write32(hw, STAT_TX_TIMER_INI,
3803 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3804 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3805 }
3806 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3807
3808 if (ecmd->rx_coalesce_usecs == 0)
3809 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3810 else {
3811 sky2_write32(hw, STAT_LEV_TIMER_INI,
3812 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3813 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3814 }
3815 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3816
3817 if (ecmd->rx_coalesce_usecs_irq == 0)
3818 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3819 else {
d28d4870 3820 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 3821 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3822 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3823 }
3824 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3825 return 0;
3826}
3827
793b883e
SH		 3828static void sky2_get_ringparam(struct net_device *dev,
3829 struct ethtool_ringparam *ering)
3830{
3831 struct sky2_port *sky2 = netdev_priv(dev);
3832
3833 ering->rx_max_pending = RX_MAX_PENDING;
3834 ering->rx_mini_max_pending = 0;
3835 ering->rx_jumbo_max_pending = 0;
ee5f68fe 3836 ering->tx_max_pending = TX_MAX_PENDING;
793b883e
SH		 3837
3838 ering->rx_pending = sky2->rx_pending;
3839 ering->rx_mini_pending = 0;
3840 ering->rx_jumbo_pending = 0;
3841 ering->tx_pending = sky2->tx_pending;
3842}
3843
3844static int sky2_set_ringparam(struct net_device *dev,
3845 struct ethtool_ringparam *ering)
3846{
3847 struct sky2_port *sky2 = netdev_priv(dev);
793b883e
SH		 3848
3849 if (ering->rx_pending > RX_MAX_PENDING ||
3850 ering->rx_pending < 8 ||
ee5f68fe
SH		 3851 ering->tx_pending < TX_MIN_PENDING ||
3852 ering->tx_pending > TX_MAX_PENDING)
793b883e
SH		 3853 return -EINVAL;
3854
af18d8b8 3855 sky2_detach(dev);
793b883e
SH		 3856
3857 sky2->rx_pending = ering->rx_pending;
3858 sky2->tx_pending = ering->tx_pending;
ee5f68fe 3859 sky2->tx_ring_size = roundup_pow_of_two(sky2->tx_pending+1);
793b883e 3860
af18d8b8 3861 return sky2_reattach(dev);
793b883e
SH		 3862}
3863
793b883e
SH		 3864static int sky2_get_regs_len(struct net_device *dev)
3865{
6e4cbb34 3866 return 0x4000;
793b883e
SH		 3867}
3868
3869/*
3870 * Returns copy of control register region
3ead5db7 3871 * Note: ethtool_get_regs always provides full size (16k) buffer
793b883e
SH		 3872 */
3873static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3874 void *p)
3875{
3876 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3877 const void __iomem *io = sky2->hw->regs;
295b54c4 3878 unsigned int b;
793b883e
SH		 3879
3880 regs->version = 1;
793b883e 3881
295b54c4
SH		 3882 for (b = 0; b < 128; b++) {
3883 /* This complicated switch statement is to make sure and
3884 * only access regions that are unreserved.
3885 * Some blocks are only valid on dual port cards.
3886 * and block 3 has some special diagnostic registers that
3887 * are poison.
3888 */
3889 switch (b) {
3890 case 3:
3891 /* skip diagnostic ram region */
3892 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
3893 break;
3ead5db7 3894
295b54c4
SH		 3895 /* dual port cards only */
3896 case 5: /* Tx Arbiter 2 */
3897 case 9: /* RX2 */
3898 case 14 ... 15: /* TX2 */
3899 case 17: case 19: /* Ram Buffer 2 */
3900 case 22 ... 23: /* Tx Ram Buffer 2 */
3901 case 25: /* Rx MAC Fifo 1 */
3902 case 27: /* Tx MAC Fifo 2 */
3903 case 31: /* GPHY 2 */
3904 case 40 ... 47: /* Pattern Ram 2 */
3905 case 52: case 54: /* TCP Segmentation 2 */
3906 case 112 ... 116: /* GMAC 2 */
3907 if (sky2->hw->ports == 1)
3908 goto reserved;
3909 /* fall through */
3910 case 0: /* Control */
3911 case 2: /* Mac address */
3912 case 4: /* Tx Arbiter 1 */
3913 case 7: /* PCI express reg */
3914 case 8: /* RX1 */
3915 case 12 ... 13: /* TX1 */
3916 case 16: case 18:/* Rx Ram Buffer 1 */
3917 case 20 ... 21: /* Tx Ram Buffer 1 */
3918 case 24: /* Rx MAC Fifo 1 */
3919 case 26: /* Tx MAC Fifo 1 */
3920 case 28 ... 29: /* Descriptor and status unit */
3921 case 30: /* GPHY 1*/
3922 case 32 ... 39: /* Pattern Ram 1 */
3923 case 48: case 50: /* TCP Segmentation 1 */
3924 case 56 ... 60: /* PCI space */
3925 case 80 ... 84: /* GMAC 1 */
3926 memcpy_fromio(p, io, 128);
3927 break;
3928 default:
3929reserved:
3930 memset(p, 0, 128);
3931 }
3ead5db7 3932
295b54c4
SH		 3933 p += 128;
3934 io += 128;
3935 }
793b883e 3936}
cd28ab6a 3937
b628ed98
SH		 3938/* In order to do Jumbo packets on these chips, need to turn off the
3939 * transmit store/forward. Therefore checksum offload won't work.
3940 */
3941static int no_tx_offload(struct net_device *dev)
3942{
3943 const struct sky2_port *sky2 = netdev_priv(dev);
3944 const struct sky2_hw *hw = sky2->hw;
3945
69161611 3946 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
b628ed98
SH		 3947}
3948
3949static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3950{
3951 if (data && no_tx_offload(dev))
3952 return -EINVAL;
3953
3954 return ethtool_op_set_tx_csum(dev, data);
3955}
3956
3957
3958static int sky2_set_tso(struct net_device *dev, u32 data)
3959{
3960 if (data && no_tx_offload(dev))
3961 return -EINVAL;
3962
3963 return ethtool_op_set_tso(dev, data);
3964}
3965
f4331a6d
SH		 3966static int sky2_get_eeprom_len(struct net_device *dev)
3967{
3968 struct sky2_port *sky2 = netdev_priv(dev);
b32f40c4 3969 struct sky2_hw *hw = sky2->hw;
f4331a6d
SH		 3970 u16 reg2;
3971
b32f40c4 3972 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
f4331a6d
SH		 3973 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3974}
3975
1413235c 3976static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
f4331a6d 3977{
1413235c 3978 unsigned long start = jiffies;
f4331a6d 3979
1413235c
SH		 3980 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
3981 /* Can take up to 10.6 ms for write */
3982 if (time_after(jiffies, start + HZ/4)) {
3983 dev_err(&hw->pdev->dev, PFX "VPD cycle timed out");
3984 return -ETIMEDOUT;
3985 }
3986 mdelay(1);
3987 }
167f53d0 3988
1413235c
SH		 3989 return 0;
3990}
167f53d0 3991
1413235c
SH		 3992static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
3993 u16 offset, size_t length)
3994{
3995 int rc = 0;
3996
3997 while (length > 0) {
3998 u32 val;
3999
4000 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
4001 rc = sky2_vpd_wait(hw, cap, 0);
4002 if (rc)
4003 break;
4004
4005 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
4006
4007 memcpy(data, &val, min(sizeof(val), length));
4008 offset += sizeof(u32);
4009 data += sizeof(u32);
4010 length -= sizeof(u32);
4011 }
4012
4013 return rc;
f4331a6d
SH		 4014}
4015
1413235c
SH		 4016static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
4017 u16 offset, unsigned int length)
f4331a6d 4018{
1413235c
SH		 4019 unsigned int i;
4020 int rc = 0;
4021
4022 for (i = 0; i < length; i += sizeof(u32)) {
4023 u32 val = *(u32 *)(data + i);
4024
4025 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
4026 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
4027
4028 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
4029 if (rc)
4030 break;
4031 }
4032 return rc;
f4331a6d
SH		 4033}
4034
4035static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
4036 u8 *data)
4037{
4038 struct sky2_port *sky2 = netdev_priv(dev);
4039 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 4040
4041 if (!cap)
4042 return -EINVAL;
4043
4044 eeprom->magic = SKY2_EEPROM_MAGIC;
4045
1413235c 4046 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 4047}
4048
4049static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
4050 u8 *data)
4051{
4052 struct sky2_port *sky2 = netdev_priv(dev);
4053 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 4054
4055 if (!cap)
4056 return -EINVAL;
4057
4058 if (eeprom->magic != SKY2_EEPROM_MAGIC)
4059 return -EINVAL;
4060
1413235c
SH		 4061 /* Partial writes not supported */
4062 if ((eeprom->offset & 3) || (eeprom->len & 3))
4063 return -EINVAL;
f4331a6d 4064
1413235c 4065 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 4066}
4067
4068
7282d491 4069static const struct ethtool_ops sky2_ethtool_ops = {
f4331a6d
SH		 4070 .get_settings = sky2_get_settings,
4071 .set_settings = sky2_set_settings,
4072 .get_drvinfo = sky2_get_drvinfo,
4073 .get_wol = sky2_get_wol,
4074 .set_wol = sky2_set_wol,
4075 .get_msglevel = sky2_get_msglevel,
4076 .set_msglevel = sky2_set_msglevel,
4077 .nway_reset = sky2_nway_reset,
4078 .get_regs_len = sky2_get_regs_len,
4079 .get_regs = sky2_get_regs,
4080 .get_link = ethtool_op_get_link,
4081 .get_eeprom_len = sky2_get_eeprom_len,
4082 .get_eeprom = sky2_get_eeprom,
4083 .set_eeprom = sky2_set_eeprom,
f4331a6d 4084 .set_sg = ethtool_op_set_sg,
f4331a6d 4085 .set_tx_csum = sky2_set_tx_csum,
f4331a6d
SH		 4086 .set_tso = sky2_set_tso,
4087 .get_rx_csum = sky2_get_rx_csum,
4088 .set_rx_csum = sky2_set_rx_csum,
4089 .get_strings = sky2_get_strings,
4090 .get_coalesce = sky2_get_coalesce,
4091 .set_coalesce = sky2_set_coalesce,
4092 .get_ringparam = sky2_get_ringparam,
4093 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 4094 .get_pauseparam = sky2_get_pauseparam,
4095 .set_pauseparam = sky2_set_pauseparam,
f4331a6d 4096 .phys_id = sky2_phys_id,
b9f2c044 4097 .get_sset_count = sky2_get_sset_count,
cd28ab6a
SH		 4098 .get_ethtool_stats = sky2_get_ethtool_stats,
4099};
4100
3cf26753
SH		 4101#ifdef CONFIG_SKY2_DEBUG
4102
4103static struct dentry *sky2_debug;
4104
e4c2abe2
SH		 4105
4106/*
4107 * Read and parse the first part of Vital Product Data
4108 */
4109#define VPD_SIZE 128
4110#define VPD_MAGIC 0x82
4111
4112static const struct vpd_tag {
4113 char tag[2];
4114 char *label;
4115} vpd_tags[] = {
4116 { "PN", "Part Number" },
4117 { "EC", "Engineering Level" },
4118 { "MN", "Manufacturer" },
4119 { "SN", "Serial Number" },
4120 { "YA", "Asset Tag" },
4121 { "VL", "First Error Log Message" },
4122 { "VF", "Second Error Log Message" },
4123 { "VB", "Boot Agent ROM Configuration" },
4124 { "VE", "EFI UNDI Configuration" },
4125};
4126
4127static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
4128{
4129 size_t vpd_size;
4130 loff_t offs;
4131 u8 len;
4132 unsigned char *buf;
4133 u16 reg2;
4134
4135 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
4136 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
4137
4138 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
4139 buf = kmalloc(vpd_size, GFP_KERNEL);
4140 if (!buf) {
4141 seq_puts(seq, "no memory!\n");
4142 return;
4143 }
4144
4145 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
4146 seq_puts(seq, "VPD read failed\n");
4147 goto out;
4148 }
4149
4150 if (buf[0] != VPD_MAGIC) {
4151 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
4152 goto out;
4153 }
4154 len = buf[1];
4155 if (len == 0 || len > vpd_size - 4) {
4156 seq_printf(seq, "Invalid id length: %d\n", len);
4157 goto out;
4158 }
4159
4160 seq_printf(seq, "%.*s\n", len, buf + 3);
4161 offs = len + 3;
4162
4163 while (offs < vpd_size - 4) {
4164 int i;
4165
4166 if (!memcmp("RW", buf + offs, 2)) /* end marker */
4167 break;
4168 len = buf[offs + 2];
4169 if (offs + len + 3 >= vpd_size)
4170 break;
4171
4172 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
4173 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
4174 seq_printf(seq, " %s: %.*s\n",
4175 vpd_tags[i].label, len, buf + offs + 3);
4176 break;
4177 }
4178 }
4179 offs += len + 3;
4180 }
4181out:
4182 kfree(buf);
4183}
4184
3cf26753
SH		 4185static int sky2_debug_show(struct seq_file *seq, void *v)
4186{
4187 struct net_device *dev = seq->private;
4188 const struct sky2_port *sky2 = netdev_priv(dev);
bea3348e 4189 struct sky2_hw *hw = sky2->hw;
3cf26753
SH		 4190 unsigned port = sky2->port;
4191 unsigned idx, last;
4192 int sop;
4193
e4c2abe2 4194 sky2_show_vpd(seq, hw);
3cf26753 4195
e4c2abe2 4196 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
3cf26753
SH		 4197 sky2_read32(hw, B0_ISRC),
4198 sky2_read32(hw, B0_IMSK),
4199 sky2_read32(hw, B0_Y2_SP_ICR));
4200
e4c2abe2
SH		 4201 if (!netif_running(dev)) {
4202 seq_printf(seq, "network not running\n");
4203 return 0;
4204 }
4205
bea3348e 4206 napi_disable(&hw->napi);
3cf26753
SH		 4207 last = sky2_read16(hw, STAT_PUT_IDX);
4208
4209 if (hw->st_idx == last)
4210 seq_puts(seq, "Status ring (empty)\n");
4211 else {
4212 seq_puts(seq, "Status ring\n");
4213 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
4214 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
4215 const struct sky2_status_le *le = hw->st_le + idx;
4216 seq_printf(seq, "[%d] %#x %d %#x\n",
4217 idx, le->opcode, le->length, le->status);
4218 }
4219 seq_puts(seq, "\n");
4220 }
4221
4222 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4223 sky2->tx_cons, sky2->tx_prod,
4224 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4225 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4226
4227 /* Dump contents of tx ring */
4228 sop = 1;
ee5f68fe
SH		 4229 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < sky2->tx_ring_size;
4230 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
3cf26753
SH		 4231 const struct sky2_tx_le *le = sky2->tx_le + idx;
4232 u32 a = le32_to_cpu(le->addr);
4233
4234 if (sop)
4235 seq_printf(seq, "%u:", idx);
4236 sop = 0;
4237
4238 switch(le->opcode & ~HW_OWNER) {
4239 case OP_ADDR64:
4240 seq_printf(seq, " %#x:", a);
4241 break;
4242 case OP_LRGLEN:
4243 seq_printf(seq, " mtu=%d", a);
4244 break;
4245 case OP_VLAN:
4246 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4247 break;
4248 case OP_TCPLISW:
4249 seq_printf(seq, " csum=%#x", a);
4250 break;
4251 case OP_LARGESEND:
4252 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4253 break;
4254 case OP_PACKET:
4255 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4256 break;
4257 case OP_BUFFER:
4258 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4259 break;
4260 default:
4261 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4262 a, le16_to_cpu(le->length));
4263 }
4264
4265 if (le->ctrl & EOP) {
4266 seq_putc(seq, '\n');
4267 sop = 1;
4268 }
4269 }
4270
4271 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4272 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
c409c34b 4273 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
3cf26753
SH		 4274 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4275
d1d08d12 4276 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 4277 napi_enable(&hw->napi);
3cf26753
SH		 4278 return 0;
4279}
4280
4281static int sky2_debug_open(struct inode *inode, struct file *file)
4282{
4283 return single_open(file, sky2_debug_show, inode->i_private);
4284}
4285
4286static const struct file_operations sky2_debug_fops = {
4287 .owner = THIS_MODULE,
4288 .open = sky2_debug_open,
4289 .read = seq_read,
4290 .llseek = seq_lseek,
4291 .release = single_release,
4292};
4293
4294/*
4295 * Use network device events to create/remove/rename
4296 * debugfs file entries
4297 */
4298static int sky2_device_event(struct notifier_block *unused,
4299 unsigned long event, void *ptr)
4300{
4301 struct net_device *dev = ptr;
5b296bc9 4302 struct sky2_port *sky2 = netdev_priv(dev);
3cf26753 4303
1436b301 4304 if (dev->netdev_ops->ndo_open != sky2_up || !sky2_debug)
5b296bc9 4305 return NOTIFY_DONE;
3cf26753 4306
5b296bc9
SH		 4307 switch(event) {
4308 case NETDEV_CHANGENAME:
4309 if (sky2->debugfs) {
4310 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4311 sky2_debug, dev->name);
4312 }
4313 break;
3cf26753 4314
5b296bc9
SH		 4315 case NETDEV_GOING_DOWN:
4316 if (sky2->debugfs) {
4317 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
4318 dev->name);
4319 debugfs_remove(sky2->debugfs);
4320 sky2->debugfs = NULL;
3cf26753 4321 }
5b296bc9
SH		 4322 break;
4323
4324 case NETDEV_UP:
4325 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4326 sky2_debug, dev,
4327 &sky2_debug_fops);
4328 if (IS_ERR(sky2->debugfs))
4329 sky2->debugfs = NULL;
3cf26753
SH		 4330 }
4331
4332 return NOTIFY_DONE;
4333}
4334
4335static struct notifier_block sky2_notifier = {
4336 .notifier_call = sky2_device_event,
4337};
4338
4339
4340static __init void sky2_debug_init(void)
4341{
4342 struct dentry *ent;
4343
4344 ent = debugfs_create_dir("sky2", NULL);
4345 if (!ent || IS_ERR(ent))
4346 return;
4347
4348 sky2_debug = ent;
4349 register_netdevice_notifier(&sky2_notifier);
4350}
4351
4352static __exit void sky2_debug_cleanup(void)
4353{
4354 if (sky2_debug) {
4355 unregister_netdevice_notifier(&sky2_notifier);
4356 debugfs_remove(sky2_debug);
4357 sky2_debug = NULL;
4358 }
4359}
4360
4361#else
4362#define sky2_debug_init()
4363#define sky2_debug_cleanup()
4364#endif
4365
1436b301
SH		 4366/* Two copies of network device operations to handle special case of
4367 not allowing netpoll on second port */
4368static const struct net_device_ops sky2_netdev_ops[2] = {
4369 {
4370 .ndo_open = sky2_up,
4371 .ndo_stop = sky2_down,
00829823 4372 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4373 .ndo_do_ioctl = sky2_ioctl,
4374 .ndo_validate_addr = eth_validate_addr,
4375 .ndo_set_mac_address = sky2_set_mac_address,
4376 .ndo_set_multicast_list = sky2_set_multicast,
4377 .ndo_change_mtu = sky2_change_mtu,
4378 .ndo_tx_timeout = sky2_tx_timeout,
4379#ifdef SKY2_VLAN_TAG_USED
4380 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4381#endif
4382#ifdef CONFIG_NET_POLL_CONTROLLER
4383 .ndo_poll_controller = sky2_netpoll,
4384#endif
4385 },
4386 {
4387 .ndo_open = sky2_up,
4388 .ndo_stop = sky2_down,
00829823 4389 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4390 .ndo_do_ioctl = sky2_ioctl,
4391 .ndo_validate_addr = eth_validate_addr,
4392 .ndo_set_mac_address = sky2_set_mac_address,
4393 .ndo_set_multicast_list = sky2_set_multicast,
4394 .ndo_change_mtu = sky2_change_mtu,
4395 .ndo_tx_timeout = sky2_tx_timeout,
4396#ifdef SKY2_VLAN_TAG_USED
4397 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4398#endif
4399 },
4400};
3cf26753 4401
cd28ab6a
SH		 4402/* Initialize network device */
4403static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
e3173832 4404 unsigned port,
be63a21c 4405 int highmem, int wol)
cd28ab6a
SH		 4406{
4407 struct sky2_port *sky2;
4408 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4409
4410 if (!dev) {
898eb71c 4411 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
cd28ab6a
SH		 4412 return NULL;
4413 }
4414
cd28ab6a 4415 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 4416 dev->irq = hw->pdev->irq;
cd28ab6a 4417 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
cd28ab6a 4418 dev->watchdog_timeo = TX_WATCHDOG;
1436b301 4419 dev->netdev_ops = &sky2_netdev_ops[port];
cd28ab6a
SH		 4420
4421 sky2 = netdev_priv(dev);
4422 sky2->netdev = dev;
4423 sky2->hw = hw;
4424 sky2->msg_enable = netif_msg_init(debug, default_msg);
4425
cd28ab6a 4426 /* Auto speed and flow control */
0ea065e5
SH		 4427 sky2->flags = SKY2_FLAG_AUTO_SPEED | SKY2_FLAG_AUTO_PAUSE;
4428 if (hw->chip_id != CHIP_ID_YUKON_XL)
4429 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
4430
16ad91e1
SH		 4431 sky2->flow_mode = FC_BOTH;
4432
cd28ab6a
SH		 4433 sky2->duplex = -1;
4434 sky2->speed = -1;
4435 sky2->advertising = sky2_supported_modes(hw);
be63a21c 4436 sky2->wol = wol;
75d070c5 4437
e07b1aa8 4438 spin_lock_init(&sky2->phy_lock);
ee5f68fe 4439
793b883e 4440 sky2->tx_pending = TX_DEF_PENDING;
ee5f68fe 4441 sky2->tx_ring_size = roundup_pow_of_two(TX_DEF_PENDING+1);
290d4de5 4442 sky2->rx_pending = RX_DEF_PENDING;
cd28ab6a
SH		 4443
4444 hw->dev[port] = dev;
4445
4446 sky2->port = port;
4447
4a50a876 4448 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a
SH		 4449 if (highmem)
4450 dev->features |= NETIF_F_HIGHDMA;
cd28ab6a 4451
d1f13708 4452#ifdef SKY2_VLAN_TAG_USED
d6c9bc1e
SH		 4453 /* The workaround for FE+ status conflicts with VLAN tag detection. */
4454 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
4455 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
4456 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
d6c9bc1e 4457 }
d1f13708
SH		 4458#endif
4459
cd28ab6a 4460 /* read the mac address */
793b883e 4461 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 4462 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a 4463
cd28ab6a
SH		 4464 return dev;
4465}
4466
28bd181a 4467static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 4468{
4469 const struct sky2_port *sky2 = netdev_priv(dev);
4470
4471 if (netif_msg_probe(sky2))
e174961c
JB		 4472 printk(KERN_INFO PFX "%s: addr %pM\n",
4473 dev->name, dev->dev_addr);
cd28ab6a
SH		 4474}
4475
fb2690a9 4476/* Handle software interrupt used during MSI test */
7d12e780 4477static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
fb2690a9
SH		 4478{
4479 struct sky2_hw *hw = dev_id;
4480 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4481
4482 if (status == 0)
4483 return IRQ_NONE;
4484
4485 if (status & Y2_IS_IRQ_SW) {
ea76e635 4486 hw->flags |= SKY2_HW_USE_MSI;
fb2690a9
SH		 4487 wake_up(&hw->msi_wait);
4488 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4489 }
4490 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4491
4492 return IRQ_HANDLED;
4493}
4494
4495/* Test interrupt path by forcing a a software IRQ */
4496static int __devinit sky2_test_msi(struct sky2_hw *hw)
4497{
4498 struct pci_dev *pdev = hw->pdev;
4499 int err;
4500
bb507fe1
SH		 4501 init_waitqueue_head (&hw->msi_wait);
4502
fb2690a9
SH		 4503 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4504
b0a20ded 4505 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
fb2690a9 4506 if (err) {
b02a9258 4507 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
fb2690a9
SH		 4508 return err;
4509 }
4510
fb2690a9 4511 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
bb507fe1 4512 sky2_read8(hw, B0_CTST);
fb2690a9 4513
ea76e635 4514 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
fb2690a9 4515
ea76e635 4516 if (!(hw->flags & SKY2_HW_USE_MSI)) {
fb2690a9 4517 /* MSI test failed, go back to INTx mode */
b02a9258
SH		 4518 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4519 "switching to INTx mode.\n");
fb2690a9
SH		 4520
4521 err = -EOPNOTSUPP;
4522 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4523 }
4524
4525 sky2_write32(hw, B0_IMSK, 0);
2bffc23a 4526 sky2_read32(hw, B0_IMSK);
fb2690a9
SH		 4527
4528 free_irq(pdev->irq, hw);
4529
4530 return err;
4531}
4532
c7127a34
SH		 4533/* This driver supports yukon2 chipset only */
4534static const char *sky2_name(u8 chipid, char *buf, int sz)
4535{
4536 const char *name[] = {
4537 "XL", /* 0xb3 */
4538 "EC Ultra", /* 0xb4 */
4539 "Extreme", /* 0xb5 */
4540 "EC", /* 0xb6 */
4541 "FE", /* 0xb7 */
4542 "FE+", /* 0xb8 */
4543 "Supreme", /* 0xb9 */
0ce8b98d 4544 "UL 2", /* 0xba */
0f5aac70
SH		 4545 "Unknown", /* 0xbb */
4546 "Optima", /* 0xbc */
c7127a34
SH		 4547 };
4548
dae3a511 4549 if (chipid >= CHIP_ID_YUKON_XL && chipid <= CHIP_ID_YUKON_OPT)
c7127a34
SH		 4550 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4551 else
4552 snprintf(buf, sz, "(chip %#x)", chipid);
4553 return buf;
4554}
4555
cd28ab6a
SH		 4556static int __devinit sky2_probe(struct pci_dev *pdev,
4557 const struct pci_device_id *ent)
4558{
7f60c64b 4559 struct net_device *dev;
cd28ab6a 4560 struct sky2_hw *hw;
be63a21c 4561 int err, using_dac = 0, wol_default;
3834507d 4562 u32 reg;
c7127a34 4563 char buf1[16];
cd28ab6a 4564
793b883e
SH		 4565 err = pci_enable_device(pdev);
4566 if (err) {
b02a9258 4567 dev_err(&pdev->dev, "cannot enable PCI device\n");
cd28ab6a
SH		 4568 goto err_out;
4569 }
4570
6cc90a5a
SH		 4571 /* Get configuration information
4572 * Note: only regular PCI config access once to test for HW issues
4573 * other PCI access through shared memory for speed and to
4574 * avoid MMCONFIG problems.
4575 */
4576 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4577 if (err) {
4578 dev_err(&pdev->dev, "PCI read config failed\n");
4579 goto err_out;
4580 }
4581
4582 if (~reg == 0) {
4583 dev_err(&pdev->dev, "PCI configuration read error\n");
4584 goto err_out;
4585 }
4586
793b883e
SH		 4587 err = pci_request_regions(pdev, DRV_NAME);
4588 if (err) {
b02a9258 4589 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
44a1d2e5 4590 goto err_out_disable;
cd28ab6a
SH		 4591 }
4592
4593 pci_set_master(pdev);
4594
d1f3d4dd 4595 if (sizeof(dma_addr_t) > sizeof(u32) &&
6a35528a 4596 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
d1f3d4dd 4597 using_dac = 1;
6a35528a 4598 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
d1f3d4dd 4599 if (err < 0) {
b02a9258
SH		 4600 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4601 "for consistent allocations\n");
d1f3d4dd
SH		 4602 goto err_out_free_regions;
4603 }
d1f3d4dd 4604 } else {
284901a9 4605 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cd28ab6a 4606 if (err) {
b02a9258 4607 dev_err(&pdev->dev, "no usable DMA configuration\n");
cd28ab6a
SH		 4608 goto err_out_free_regions;
4609 }
4610 }
d1f3d4dd 4611
3834507d
SH		 4612
4613#ifdef __BIG_ENDIAN
4614 /* The sk98lin vendor driver uses hardware byte swapping but
4615 * this driver uses software swapping.
4616 */
4617 reg &= ~PCI_REV_DESC;
4618 err = pci_write_config_dword(pdev,PCI_DEV_REG2, reg);
4619 if (err) {
4620 dev_err(&pdev->dev, "PCI write config failed\n");
4621 goto err_out_free_regions;
4622 }
4623#endif
4624
9d731d77 4625 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
be63a21c 4626
cd28ab6a 4627 err = -ENOMEM;
66466797
SH		 4628
4629 hw = kzalloc(sizeof(*hw) + strlen(DRV_NAME "@pci:")
4630 + strlen(pci_name(pdev)) + 1, GFP_KERNEL);
cd28ab6a 4631 if (!hw) {
b02a9258 4632 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
cd28ab6a
SH		 4633 goto err_out_free_regions;
4634 }
4635
cd28ab6a 4636 hw->pdev = pdev;
66466797 4637 sprintf(hw->irq_name, DRV_NAME "@pci:%s", pci_name(pdev));
cd28ab6a
SH		 4638
4639 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4640 if (!hw->regs) {
b02a9258 4641 dev_err(&pdev->dev, "cannot map device registers\n");
cd28ab6a
SH		 4642 goto err_out_free_hw;
4643 }
4644
08c06d8a 4645 /* ring for status responses */
167f53d0 4646 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
08c06d8a
SH		 4647 if (!hw->st_le)
4648 goto err_out_iounmap;
4649
e3173832 4650 err = sky2_init(hw);
cd28ab6a 4651 if (err)
793b883e 4652 goto err_out_iounmap;
cd28ab6a 4653
c844d483
SH		 4654 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4655 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
cd28ab6a 4656
e3173832
SH		 4657 sky2_reset(hw);
4658
be63a21c 4659 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
7f60c64b 4660 if (!dev) {
4661 err = -ENOMEM;
cd28ab6a 4662 goto err_out_free_pci;
7f60c64b 4663 }
cd28ab6a 4664
9fa1b1f3
SH		 4665 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4666 err = sky2_test_msi(hw);
4667 if (err == -EOPNOTSUPP)
4668 pci_disable_msi(pdev);
4669 else if (err)
4670 goto err_out_free_netdev;
4671 }
4672
793b883e
SH		 4673 err = register_netdev(dev);
4674 if (err) {
b02a9258 4675 dev_err(&pdev->dev, "cannot register net device\n");
cd28ab6a
SH		 4676 goto err_out_free_netdev;
4677 }
4678
33cb7d33
BP		 4679 netif_carrier_off(dev);
4680
6de16237
SH		 4681 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4682
ea76e635
SH		 4683 err = request_irq(pdev->irq, sky2_intr,
4684 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
66466797 4685 hw->irq_name, hw);
9fa1b1f3 4686 if (err) {
b02a9258 4687 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
9fa1b1f3
SH		 4688 goto err_out_unregister;
4689 }
4690 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4691 napi_enable(&hw->napi);
9fa1b1f3 4692
cd28ab6a
SH		 4693 sky2_show_addr(dev);
4694
7f60c64b 4695 if (hw->ports > 1) {
4696 struct net_device *dev1;
4697
ca519274 4698 err = -ENOMEM;
be63a21c 4699 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
ca519274
SH		 4700 if (dev1 && (err = register_netdev(dev1)) == 0)
4701 sky2_show_addr(dev1);
4702 else {
b02a9258
SH		 4703 dev_warn(&pdev->dev,
4704 "register of second port failed (%d)\n", err);
cd28ab6a 4705 hw->dev[1] = NULL;
ca519274
SH		 4706 hw->ports = 1;
4707 if (dev1)
4708 free_netdev(dev1);
4709 }
cd28ab6a
SH		 4710 }
4711
32c2c300 4712 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
81906791
SH		 4713 INIT_WORK(&hw->restart_work, sky2_restart);
4714
793b883e 4715 pci_set_drvdata(pdev, hw);
1ae861e6 4716 pdev->d3_delay = 150;
793b883e 4717
cd28ab6a
SH		 4718 return 0;
4719
793b883e 4720err_out_unregister:
ea76e635 4721 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4722 pci_disable_msi(pdev);
793b883e 4723 unregister_netdev(dev);
cd28ab6a
SH		 4724err_out_free_netdev:
4725 free_netdev(dev);
cd28ab6a 4726err_out_free_pci:
793b883e 4727 sky2_write8(hw, B0_CTST, CS_RST_SET);
167f53d0 4728 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4729err_out_iounmap:
4730 iounmap(hw->regs);
4731err_out_free_hw:
4732 kfree(hw);
4733err_out_free_regions:
4734 pci_release_regions(pdev);
44a1d2e5 4735err_out_disable:
cd28ab6a 4736 pci_disable_device(pdev);
cd28ab6a 4737err_out:
549a68c3 4738 pci_set_drvdata(pdev, NULL);
cd28ab6a
SH		 4739 return err;
4740}
4741
4742static void __devexit sky2_remove(struct pci_dev *pdev)
4743{
793b883e 4744 struct sky2_hw *hw = pci_get_drvdata(pdev);
6de16237 4745 int i;
cd28ab6a 4746
793b883e 4747 if (!hw)
cd28ab6a
SH		 4748 return;
4749
32c2c300 4750 del_timer_sync(&hw->watchdog_timer);
6de16237 4751 cancel_work_sync(&hw->restart_work);
d27ed387 4752
b877fe28 4753 for (i = hw->ports-1; i >= 0; --i)
6de16237 4754 unregister_netdev(hw->dev[i]);
81906791 4755
d27ed387 4756 sky2_write32(hw, B0_IMSK, 0);
cd28ab6a 4757
ae306cca
SH		 4758 sky2_power_aux(hw);
4759
793b883e 4760 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 4761 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 4762
4763 free_irq(pdev->irq, hw);
ea76e635 4764 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4765 pci_disable_msi(pdev);
793b883e 4766 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4767 pci_release_regions(pdev);
4768 pci_disable_device(pdev);
793b883e 4769
b877fe28 4770 for (i = hw->ports-1; i >= 0; --i)
6de16237
SH		 4771 free_netdev(hw->dev[i]);
4772
cd28ab6a
SH		 4773 iounmap(hw->regs);
4774 kfree(hw);
5afa0a9c 4775
cd28ab6a
SH		 4776 pci_set_drvdata(pdev, NULL);
4777}
4778
4779#ifdef CONFIG_PM
4780static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4781{
793b883e 4782 struct sky2_hw *hw = pci_get_drvdata(pdev);
e3173832 4783 int i, wol = 0;
cd28ab6a 4784
549a68c3
SH		 4785 if (!hw)
4786 return 0;
4787
063a0b38
SH		 4788 del_timer_sync(&hw->watchdog_timer);
4789 cancel_work_sync(&hw->restart_work);
4790
19720737 4791 rtnl_lock();
f05267e7 4792 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4793 struct net_device *dev = hw->dev[i];
e3173832 4794 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 4795
af18d8b8 4796 sky2_detach(dev);
e3173832
SH		 4797
4798 if (sky2->wol)
4799 sky2_wol_init(sky2);
4800
4801 wol |= sky2->wol;
cd28ab6a
SH		 4802 }
4803
8ab8fca2 4804 sky2_write32(hw, B0_IMSK, 0);
6de16237 4805 napi_disable(&hw->napi);
ae306cca 4806 sky2_power_aux(hw);
19720737 4807 rtnl_unlock();
e3173832 4808
d374c1c1 4809 pci_save_state(pdev);
e3173832 4810 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
f71eb1a2 4811 pci_set_power_state(pdev, pci_choose_state(pdev, state));
ae306cca 4812
2ccc99b7 4813 return 0;
cd28ab6a
SH		 4814}
4815
4816static int sky2_resume(struct pci_dev *pdev)
4817{
793b883e 4818 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 4819 int i, err;
cd28ab6a 4820
549a68c3
SH		 4821 if (!hw)
4822 return 0;
4823
f71eb1a2
SH		 4824 err = pci_set_power_state(pdev, PCI_D0);
4825 if (err)
4826 goto out;
ae306cca
SH		 4827
4828 err = pci_restore_state(pdev);
4829 if (err)
4830 goto out;
4831
cd28ab6a 4832 pci_enable_wake(pdev, PCI_D0, 0);
1ad5b4a5
SH		 4833
4834 /* Re-enable all clocks */
05745c4a
SH		 4835 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4836 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4837 hw->chip_id == CHIP_ID_YUKON_FE_P)
b32f40c4 4838 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
1ad5b4a5 4839
e3173832 4840 sky2_reset(hw);
8ab8fca2 4841 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4842 napi_enable(&hw->napi);
8ab8fca2 4843
af18d8b8 4844 rtnl_lock();
f05267e7 4845 for (i = 0; i < hw->ports; i++) {
af18d8b8
SH		 4846 err = sky2_reattach(hw->dev[i]);
4847 if (err)
4848 goto out;
cd28ab6a 4849 }
af18d8b8 4850 rtnl_unlock();
eb35cf60 4851
ae306cca 4852 return 0;
08c06d8a 4853out:
af18d8b8
SH		 4854 rtnl_unlock();
4855
b02a9258 4856 dev_err(&pdev->dev, "resume failed (%d)\n", err);
ae306cca 4857 pci_disable_device(pdev);
08c06d8a 4858 return err;
cd28ab6a
SH		 4859}
4860#endif
4861
e3173832
SH		 4862static void sky2_shutdown(struct pci_dev *pdev)
4863{
4864 struct sky2_hw *hw = pci_get_drvdata(pdev);
4865 int i, wol = 0;
4866
549a68c3
SH		 4867 if (!hw)
4868 return;
4869
19720737 4870 rtnl_lock();
5c0d6b34 4871 del_timer_sync(&hw->watchdog_timer);
e3173832
SH		 4872
4873 for (i = 0; i < hw->ports; i++) {
4874 struct net_device *dev = hw->dev[i];
4875 struct sky2_port *sky2 = netdev_priv(dev);
4876
4877 if (sky2->wol) {
4878 wol = 1;
4879 sky2_wol_init(sky2);
4880 }
4881 }
4882
4883 if (wol)
4884 sky2_power_aux(hw);
19720737 4885 rtnl_unlock();
e3173832
SH		 4886
4887 pci_enable_wake(pdev, PCI_D3hot, wol);
4888 pci_enable_wake(pdev, PCI_D3cold, wol);
4889
4890 pci_disable_device(pdev);
f71eb1a2 4891 pci_set_power_state(pdev, PCI_D3hot);
e3173832
SH		 4892}
4893
cd28ab6a 4894static struct pci_driver sky2_driver = {
793b883e
SH		 4895 .name = DRV_NAME,
4896 .id_table = sky2_id_table,
4897 .probe = sky2_probe,
4898 .remove = __devexit_p(sky2_remove),
cd28ab6a 4899#ifdef CONFIG_PM
793b883e
SH		 4900 .suspend = sky2_suspend,
4901 .resume = sky2_resume,
cd28ab6a 4902#endif
e3173832 4903 .shutdown = sky2_shutdown,
cd28ab6a
SH		 4904};
4905
4906static int __init sky2_init_module(void)
4907{
c844d483
SH		 4908 pr_info(PFX "driver version " DRV_VERSION "\n");
4909
3cf26753 4910 sky2_debug_init();
50241c4c 4911 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 4912}
4913
4914static void __exit sky2_cleanup_module(void)
4915{
4916 pci_unregister_driver(&sky2_driver);
3cf26753 4917 sky2_debug_cleanup();
cd28ab6a
SH		 4918}
4919
4920module_init(sky2_init_module);
4921module_exit(sky2_cleanup_module);
4922
4923MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
65ebe634 4924MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
cd28ab6a 4925MODULE_LICENSE("GPL");
5f4f9dc1 4926MODULE_VERSION(DRV_VERSION);
kernel source for telekom puls (alcatel/mediatek)