projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] sky2: interrupt coalescing tuning
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 */
25
26/*
cd28ab6a
SH		 27 * TOTEST
28 * - speed setting
724bca3c 29 * - suspend/resume
cd28ab6a
SH		 30 */
31
32#include <linux/config.h>
793b883e 33#include <linux/crc32.h>
cd28ab6a
SH		 34#include <linux/kernel.h>
35#include <linux/version.h>
36#include <linux/module.h>
37#include <linux/netdevice.h>
d0bbccfa 38#include <linux/dma-mapping.h>
cd28ab6a
SH		 39#include <linux/etherdevice.h>
40#include <linux/ethtool.h>
41#include <linux/pci.h>
42#include <linux/ip.h>
43#include <linux/tcp.h>
44#include <linux/in.h>
45#include <linux/delay.h>
91c86df5 46#include <linux/workqueue.h>
d1f13708 47#include <linux/if_vlan.h>
ef743d33 48#include <linux/mii.h>
cd28ab6a
SH		 49
50#include <asm/irq.h>
51
d1f13708
SH		 52#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
53#define SKY2_VLAN_TAG_USED 1
54#endif
55
cd28ab6a
SH		 56#include "sky2.h"
57
58#define DRV_NAME "sky2"
5f4f9dc1 59#define DRV_VERSION "0.9"
cd28ab6a
SH		 60#define PFX DRV_NAME " "
61
62/*
63 * The Yukon II chipset takes 64 bit command blocks (called list elements)
64 * that are organized into three (receive, transmit, status) different rings
65 * similar to Tigon3. A transmit can require several elements;
66 * a receive requires one (or two if using 64 bit dma).
67 */
68
cd28ab6a 69#define is_ec_a1(hw) \
21437643
SH		 70 unlikely((hw)->chip_id == CHIP_ID_YUKON_EC && \
71 (hw)->chip_rev == CHIP_REV_YU_EC_A1)
cd28ab6a 72
13210ce5 73#define RX_LE_SIZE 512
cd28ab6a 74#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
bea86103 75#define RX_MAX_PENDING (RX_LE_SIZE/2 - 2)
13210ce5 76#define RX_DEF_PENDING RX_MAX_PENDING
793b883e
SH		 77
78#define TX_RING_SIZE 512
79#define TX_DEF_PENDING (TX_RING_SIZE - 1)
80#define TX_MIN_PENDING 64
81#define MAX_SKB_TX_LE (4 + 2*MAX_SKB_FRAGS)
cd28ab6a 82
793b883e 83#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a
SH		 84#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
85#define ETH_JUMBO_MTU 9000
86#define TX_WATCHDOG (5 * HZ)
87#define NAPI_WEIGHT 64
88#define PHY_RETRIES 1000
89
90static const u32 default_msg =
793b883e
SH		 91 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
92 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
93 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN | NETIF_MSG_INTR;
cd28ab6a 94
793b883e 95static int debug = -1; /* defaults above */
cd28ab6a
SH		 96module_param(debug, int, 0);
97MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
98
bdb5c58e
SH		 99static int copybreak __read_mostly = 256;
100module_param(copybreak, int, 0);
101MODULE_PARM_DESC(copybreak, "Receive copy threshold");
102
cd28ab6a 103static const struct pci_device_id sky2_id_table[] = {
793b883e 104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) },
cd28ab6a
SH		 105 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) },
106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) },
107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b01) },
108 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) },
109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) },
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) },
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) },
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) },
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) },
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) },
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) },
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) },
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) },
5a5b1ea0 118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) },
cd28ab6a
SH		 119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) },
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) },
121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) },
5a5b1ea0 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) },
cd28ab6a
SH		 123 { 0 }
124};
793b883e 125
cd28ab6a
SH		 126MODULE_DEVICE_TABLE(pci, sky2_id_table);
127
128/* Avoid conditionals by using array */
129static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
130static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
131
92f965e8
SH		 132/* This driver supports yukon2 chipset only */
133static const char *yukon2_name[] = {
134 "XL", /* 0xb3 */
135 "EC Ultra", /* 0xb4 */
136 "UNKNOWN", /* 0xb5 */
137 "EC", /* 0xb6 */
138 "FE", /* 0xb7 */
793b883e
SH		 139};
140
793b883e 141/* Access to external PHY */
ef743d33 142static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 143{
144 int i;
145
146 gma_write16(hw, port, GM_SMI_DATA, val);
147 gma_write16(hw, port, GM_SMI_CTRL,
148 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
149
150 for (i = 0; i < PHY_RETRIES; i++) {
cd28ab6a 151 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
ef743d33 152 return 0;
793b883e 153 udelay(1);
cd28ab6a 154 }
ef743d33 155
793b883e 156 printk(KERN_WARNING PFX "%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 157 return -ETIMEDOUT;
cd28ab6a
SH		 158}
159
ef743d33 160static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 161{
162 int i;
163
793b883e 164 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 165 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
166
167 for (i = 0; i < PHY_RETRIES; i++) {
ef743d33
SH		 168 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL) {
169 *val = gma_read16(hw, port, GM_SMI_DATA);
170 return 0;
171 }
172
793b883e 173 udelay(1);
cd28ab6a
SH		 174 }
175
ef743d33
SH		 176 return -ETIMEDOUT;
177}
178
179static u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
180{
181 u16 v;
182
183 if (__gm_phy_read(hw, port, reg, &v) != 0)
184 printk(KERN_WARNING PFX "%s: phy read timeout\n", hw->dev[port]->name);
185 return v;
cd28ab6a
SH		 186}
187
5afa0a9c
SH		 188static int sky2_set_power_state(struct sky2_hw *hw, pci_power_t state)
189{
190 u16 power_control;
191 u32 reg1;
192 int vaux;
193 int ret = 0;
194
195 pr_debug("sky2_set_power_state %d\n", state);
196 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
197
198 pci_read_config_word(hw->pdev, hw->pm_cap + PCI_PM_PMC, &power_control);
199 vaux = (sky2_read8(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
200 (power_control & PCI_PM_CAP_PME_D3cold);
201
202 pci_read_config_word(hw->pdev, hw->pm_cap + PCI_PM_CTRL, &power_control);
203
204 power_control |= PCI_PM_CTRL_PME_STATUS;
205 power_control &= ~(PCI_PM_CTRL_STATE_MASK);
206
207 switch (state) {
208 case PCI_D0:
209 /* switch power to VCC (WA for VAUX problem) */
210 sky2_write8(hw, B0_POWER_CTRL,
211 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
212
213 /* disable Core Clock Division, */
214 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
215
216 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
217 /* enable bits are inverted */
218 sky2_write8(hw, B2_Y2_CLK_GATE,
219 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
220 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
221 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
222 else
223 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
224
225 /* Turn off phy power saving */
226 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg1);
227 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
228
d571b694 229 /* looks like this XL is back asswards .. */
5afa0a9c
SH		 230 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1) {
231 reg1 |= PCI_Y2_PHY1_COMA;
232 if (hw->ports > 1)
233 reg1 |= PCI_Y2_PHY2_COMA;
234 }
235 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg1);
236 break;
237
238 case PCI_D3hot:
239 case PCI_D3cold:
240 /* Turn on phy power saving */
241 pci_read_config_dword(hw->pdev, PCI_DEV_REG1, &reg1);
242 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
243 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
244 else
245 reg1 |= (PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
246 pci_write_config_dword(hw->pdev, PCI_DEV_REG1, reg1);
247
248 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
249 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
250 else
251 /* enable bits are inverted */
252 sky2_write8(hw, B2_Y2_CLK_GATE,
253 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
254 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
255 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
256
257 /* switch power to VAUX */
258 if (vaux && state != PCI_D3cold)
259 sky2_write8(hw, B0_POWER_CTRL,
260 (PC_VAUX_ENA | PC_VCC_ENA |
261 PC_VAUX_ON | PC_VCC_OFF));
262 break;
263 default:
264 printk(KERN_ERR PFX "Unknown power state %d\n", state);
265 ret = -1;
266 }
267
268 pci_write_config_byte(hw->pdev, hw->pm_cap + PCI_PM_CTRL, power_control);
269 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
270 return ret;
271}
272
cd28ab6a
SH		 273static void sky2_phy_reset(struct sky2_hw *hw, unsigned port)
274{
275 u16 reg;
276
277 /* disable all GMAC IRQ's */
278 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
279 /* disable PHY IRQs */
280 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
793b883e 281
cd28ab6a
SH		 282 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
283 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
284 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
285 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
286
287 reg = gma_read16(hw, port, GM_RX_CTRL);
288 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
289 gma_write16(hw, port, GM_RX_CTRL, reg);
290}
291
292static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
293{
294 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
793b883e 295 u16 ctrl, ct1000, adv, pg, ledctrl, ledover;
cd28ab6a 296
793b883e 297 if (sky2->autoneg == AUTONEG_ENABLE && hw->chip_id != CHIP_ID_YUKON_XL) {
cd28ab6a
SH		 298 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
299
300 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 301 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 302 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
303
304 if (hw->chip_id == CHIP_ID_YUKON_EC)
305 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
306 else
307 ectrl |= PHY_M_EC_M_DSC(2) | PHY_M_EC_S_DSC(3);
308
309 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
310 }
311
312 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
313 if (hw->copper) {
314 if (hw->chip_id == CHIP_ID_YUKON_FE) {
315 /* enable automatic crossover */
316 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
317 } else {
318 /* disable energy detect */
319 ctrl &= ~PHY_M_PC_EN_DET_MSK;
320
321 /* enable automatic crossover */
322 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
323
324 if (sky2->autoneg == AUTONEG_ENABLE &&
325 hw->chip_id == CHIP_ID_YUKON_XL) {
326 ctrl &= ~PHY_M_PC_DSC_MSK;
327 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
328 }
329 }
330 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
331 } else {
332 /* workaround for deviation #4.88 (CRC errors) */
333 /* disable Automatic Crossover */
334
335 ctrl &= ~PHY_M_PC_MDIX_MSK;
336 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
337
338 if (hw->chip_id == CHIP_ID_YUKON_XL) {
339 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
340 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
341 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
342 ctrl &= ~PHY_M_MAC_MD_MSK;
343 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
344 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
345
346 /* select page 1 to access Fiber registers */
347 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
348 }
cd28ab6a
SH		 349 }
350
351 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
352 if (sky2->autoneg == AUTONEG_DISABLE)
353 ctrl &= ~PHY_CT_ANE;
354 else
355 ctrl |= PHY_CT_ANE;
356
357 ctrl |= PHY_CT_RESET;
358 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
359
360 ctrl = 0;
361 ct1000 = 0;
362 adv = PHY_AN_CSMA;
363
364 if (sky2->autoneg == AUTONEG_ENABLE) {
365 if (hw->copper) {
366 if (sky2->advertising & ADVERTISED_1000baseT_Full)
367 ct1000 |= PHY_M_1000C_AFD;
368 if (sky2->advertising & ADVERTISED_1000baseT_Half)
369 ct1000 |= PHY_M_1000C_AHD;
370 if (sky2->advertising & ADVERTISED_100baseT_Full)
371 adv |= PHY_M_AN_100_FD;
372 if (sky2->advertising & ADVERTISED_100baseT_Half)
373 adv |= PHY_M_AN_100_HD;
374 if (sky2->advertising & ADVERTISED_10baseT_Full)
375 adv |= PHY_M_AN_10_FD;
376 if (sky2->advertising & ADVERTISED_10baseT_Half)
377 adv |= PHY_M_AN_10_HD;
793b883e 378 } else /* special defines for FIBER (88E1011S only) */
cd28ab6a
SH		 379 adv |= PHY_M_AN_1000X_AHD | PHY_M_AN_1000X_AFD;
380
381 /* Set Flow-control capabilities */
382 if (sky2->tx_pause && sky2->rx_pause)
793b883e 383 adv |= PHY_AN_PAUSE_CAP; /* symmetric */
cd28ab6a 384 else if (sky2->rx_pause && !sky2->tx_pause)
793b883e 385 adv |= PHY_AN_PAUSE_ASYM | PHY_AN_PAUSE_CAP;
cd28ab6a
SH		 386 else if (!sky2->rx_pause && sky2->tx_pause)
387 adv |= PHY_AN_PAUSE_ASYM; /* local */
388
389 /* Restart Auto-negotiation */
390 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
391 } else {
392 /* forced speed/duplex settings */
393 ct1000 = PHY_M_1000C_MSE;
394
395 if (sky2->duplex == DUPLEX_FULL)
396 ctrl |= PHY_CT_DUP_MD;
397
398 switch (sky2->speed) {
399 case SPEED_1000:
400 ctrl |= PHY_CT_SP1000;
401 break;
402 case SPEED_100:
403 ctrl |= PHY_CT_SP100;
404 break;
405 }
406
407 ctrl |= PHY_CT_RESET;
408 }
409
410 if (hw->chip_id != CHIP_ID_YUKON_FE)
411 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
412
413 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
414 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
415
416 /* Setup Phy LED's */
417 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
418 ledover = 0;
419
420 switch (hw->chip_id) {
421 case CHIP_ID_YUKON_FE:
422 /* on 88E3082 these bits are at 11..9 (shifted left) */
423 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
424
425 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
426
427 /* delete ACT LED control bits */
428 ctrl &= ~PHY_M_FELP_LED1_MSK;
429 /* change ACT LED control to blink mode */
430 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
431 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
432 break;
433
434 case CHIP_ID_YUKON_XL:
793b883e 435 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 436
437 /* select page 3 to access LED control register */
438 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
439
440 /* set LED Function Control register */
793b883e
SH		 441 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
442 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
443 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
444 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 445
446 /* set Polarity Control register */
447 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 448 (PHY_M_POLC_LS1_P_MIX(4) |
449 PHY_M_POLC_IS0_P_MIX(4) |
450 PHY_M_POLC_LOS_CTRL(2) |
451 PHY_M_POLC_INIT_CTRL(2) |
452 PHY_M_POLC_STA1_CTRL(2) |
453 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 454
455 /* restore page register */
793b883e 456 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 457 break;
458
459 default:
460 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
461 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
462 /* turn off the Rx LED (LED_RX) */
463 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
464 }
465
466 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
467
468 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
469 /* turn on 100 Mbps LED (LED_LINK100) */
470 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
471 }
472
473 if (ledover)
474 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
475
d571b694 476 /* Enable phy interrupt on auto-negotiation complete (or link up) */
cd28ab6a
SH		 477 if (sky2->autoneg == AUTONEG_ENABLE)
478 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
479 else
480 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
481}
482
483static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
484{
485 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
486 u16 reg;
487 int i;
488 const u8 *addr = hw->dev[port]->dev_addr;
489
42eeea01
SH		 490 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
491 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR|GPC_ENA_PAUSE);
cd28ab6a
SH		 492
493 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
494
793b883e 495 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 496 /* WA DEV_472 -- looks like crossed wires on port 2 */
497 /* clear GMAC 1 Control reset */
498 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
499 do {
500 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
501 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
502 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
503 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
504 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
505 }
506
cd28ab6a
SH		 507 if (sky2->autoneg == AUTONEG_DISABLE) {
508 reg = gma_read16(hw, port, GM_GP_CTRL);
509 reg |= GM_GPCR_AU_ALL_DIS;
510 gma_write16(hw, port, GM_GP_CTRL, reg);
511 gma_read16(hw, port, GM_GP_CTRL);
512
cd28ab6a
SH		 513 switch (sky2->speed) {
514 case SPEED_1000:
515 reg |= GM_GPCR_SPEED_1000;
516 /* fallthru */
517 case SPEED_100:
518 reg |= GM_GPCR_SPEED_100;
519 }
520
521 if (sky2->duplex == DUPLEX_FULL)
522 reg |= GM_GPCR_DUP_FULL;
523 } else
524 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
525
526 if (!sky2->tx_pause && !sky2->rx_pause) {
527 sky2_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e
SH		 528 reg |=
529 GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
530 } else if (sky2->tx_pause && !sky2->rx_pause) {
cd28ab6a
SH		 531 /* disable Rx flow-control */
532 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
533 }
534
535 gma_write16(hw, port, GM_GP_CTRL, reg);
536
793b883e 537 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 538
91c86df5 539 down(&sky2->phy_sema);
cd28ab6a 540 sky2_phy_init(hw, port);
91c86df5 541 up(&sky2->phy_sema);
cd28ab6a
SH		 542
543 /* MIB clear */
544 reg = gma_read16(hw, port, GM_PHY_ADDR);
545 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
546
547 for (i = 0; i < GM_MIB_CNT_SIZE; i++)
793b883e 548 gma_read16(hw, port, GM_MIB_CNT_BASE + 8 * i);
cd28ab6a
SH		 549 gma_write16(hw, port, GM_PHY_ADDR, reg);
550
551 /* transmit control */
552 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
553
554 /* receive control reg: unicast + multicast + no FCS */
555 gma_write16(hw, port, GM_RX_CTRL,
793b883e 556 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 557
558 /* transmit flow control */
559 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
560
561 /* transmit parameter */
562 gma_write16(hw, port, GM_TX_PARAM,
563 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
564 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
565 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
566 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
567
568 /* serial mode register */
569 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 570 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 571
6b1a3aef 572 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 573 reg |= GM_SMOD_JUMBO_ENA;
574
575 gma_write16(hw, port, GM_SERIAL_MODE, reg);
576
cd28ab6a
SH		 577 /* virtual address for data */
578 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
579
793b883e
SH		 580 /* physical address: used for pause frames */
581 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
582
583 /* ignore counter overflows */
cd28ab6a
SH		 584 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
585 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
586 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
587
588 /* Configure Rx MAC FIFO */
589 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
793b883e 590 sky2_write16(hw, SK_REG(port, RX_GMF_CTRL_T),
d1f13708 591 GMF_RX_CTRL_DEF);
cd28ab6a 592
d571b694 593 /* Flush Rx MAC FIFO on any flow control or error */
42eeea01 594 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
cd28ab6a 595
793b883e
SH		 596 /* Set threshold to 0xa (64 bytes)
597 * ASF disabled so no need to do WA dev #4.30
cd28ab6a
SH		 598 */
599 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF);
600
601 /* Configure Tx MAC FIFO */
602 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
603 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0
SH		 604
605 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
606 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
607 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
608 if (hw->dev[port]->mtu > ETH_DATA_LEN) {
609 /* set Tx GMAC FIFO Almost Empty Threshold */
610 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR), 0x180);
611 /* Disable Store & Forward mode for TX */
612 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
613 }
614 }
615
cd28ab6a
SH		 616}
617
618static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, size_t len)
619{
620 u32 end;
621
622 start /= 8;
623 len /= 8;
624 end = start + len - 1;
793b883e 625
cd28ab6a
SH		 626 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
627 sky2_write32(hw, RB_ADDR(q, RB_START), start);
628 sky2_write32(hw, RB_ADDR(q, RB_END), end);
629 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
630 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
631
632 if (q == Q_R1 || q == Q_R2) {
793b883e
SH		 633 u32 rxup, rxlo;
634
635 rxlo = len/2;
636 rxup = rxlo + len/4;
793b883e 637
cd28ab6a 638 /* Set thresholds on receive queue's */
793b883e
SH		 639 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), rxup);
640 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), rxlo);
cd28ab6a
SH		 641 } else {
642 /* Enable store & forward on Tx queue's because
643 * Tx FIFO is only 1K on Yukon
644 */
645 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
646 }
647
648 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 649 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 650}
651
cd28ab6a 652/* Setup Bus Memory Interface */
af4ed7e6 653static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 654{
655 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
656 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
657 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 658 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 659}
660
cd28ab6a
SH		 661/* Setup prefetch unit registers. This is the interface between
662 * hardware and driver list elements
663 */
664static inline void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
665 u64 addr, u32 last)
666{
cd28ab6a
SH		 667 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
668 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
669 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
670 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
671 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
672 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 673
674 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 675}
676
793b883e
SH		 677static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
678{
679 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
680
681 sky2->tx_prod = (sky2->tx_prod + 1) % TX_RING_SIZE;
682 return le;
683}
cd28ab6a
SH		 684
685/*
d571b694 686 * This is a workaround code taken from SysKonnect sk98lin driver
793b883e 687 * to deal with chip bug on Yukon EC rev 0 in the wraparound case.
cd28ab6a
SH		 688 */
689static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q,
690 u16 idx, u16 *last, u16 size)
cd28ab6a 691{
cd28ab6a
SH		 692 if (is_ec_a1(hw) && idx < *last) {
693 u16 hwget = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
694
695 if (hwget == 0) {
696 /* Start prefetching again */
793b883e 697 sky2_write8(hw, Y2_QADDR(q, PREF_UNIT_FIFO_WM), 0xe0);
cd28ab6a
SH		 698 goto setnew;
699 }
700
793b883e 701 if (hwget == size - 1) {
cd28ab6a
SH		 702 /* set watermark to one list element */
703 sky2_write8(hw, Y2_QADDR(q, PREF_UNIT_FIFO_WM), 8);
704
705 /* set put index to first list element */
706 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), 0);
793b883e
SH		 707 } else /* have hardware go to end of list */
708 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX),
709 size - 1);
cd28ab6a 710 } else {
793b883e 711setnew:
cd28ab6a 712 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
cd28ab6a 713 }
bea86103 714 *last = idx;
cd28ab6a
SH		 715}
716
793b883e 717
cd28ab6a
SH		 718static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
719{
720 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
721 sky2->rx_put = (sky2->rx_put + 1) % RX_LE_SIZE;
722 return le;
723}
724
a018e330
SH		 725/* Return high part of DMA address (could be 32 or 64 bit) */
726static inline u32 high32(dma_addr_t a)
727{
728 return (a >> 16) >> 16;
729}
730
793b883e 731/* Build description to hardware about buffer */
734d1868 732static inline void sky2_rx_add(struct sky2_port *sky2, dma_addr_t map)
cd28ab6a
SH		 733{
734 struct sky2_rx_le *le;
734d1868
SH		 735 u32 hi = high32(map);
736 u16 len = sky2->rx_bufsize;
cd28ab6a 737
793b883e 738 if (sky2->rx_addr64 != hi) {
cd28ab6a 739 le = sky2_next_rx(sky2);
793b883e 740 le->addr = cpu_to_le32(hi);
cd28ab6a
SH		 741 le->ctrl = 0;
742 le->opcode = OP_ADDR64 | HW_OWNER;
734d1868 743 sky2->rx_addr64 = high32(map + len);
cd28ab6a 744 }
793b883e 745
cd28ab6a 746 le = sky2_next_rx(sky2);
734d1868
SH		 747 le->addr = cpu_to_le32((u32) map);
748 le->length = cpu_to_le16(len);
cd28ab6a
SH		 749 le->ctrl = 0;
750 le->opcode = OP_PACKET | HW_OWNER;
751}
752
793b883e 753
cd28ab6a
SH		 754/* Tell chip where to start receive checksum.
755 * Actually has two checksums, but set both same to avoid possible byte
756 * order problems.
757 */
793b883e 758static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a
SH		 759{
760 struct sky2_rx_le *le;
761
cd28ab6a 762 le = sky2_next_rx(sky2);
793b883e 763 le->addr = (ETH_HLEN << 16) | ETH_HLEN;
cd28ab6a
SH		 764 le->ctrl = 0;
765 le->opcode = OP_TCPSTART | HW_OWNER;
793b883e 766
793b883e
SH		 767 sky2_write32(sky2->hw,
768 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
769 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 770
771}
772
6b1a3aef
SH		 773/*
774 * The RX Stop command will not work for Yukon-2 if the BMU does not
775 * reach the end of packet and since we can't make sure that we have
776 * incoming data, we must reset the BMU while it is not doing a DMA
777 * transfer. Since it is possible that the RX path is still active,
778 * the RX RAM buffer will be stopped first, so any possible incoming
779 * data will not trigger a DMA. After the RAM buffer is stopped, the
780 * BMU is polled until any DMA in progress is ended and only then it
781 * will be reset.
782 */
783static void sky2_rx_stop(struct sky2_port *sky2)
784{
785 struct sky2_hw *hw = sky2->hw;
786 unsigned rxq = rxqaddr[sky2->port];
787 int i;
788
789 /* disable the RAM Buffer receive queue */
790 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
791
792 for (i = 0; i < 0xffff; i++)
793 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
794 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
795 goto stopped;
796
797 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
798 sky2->netdev->name);
799stopped:
800 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
801
802 /* reset the Rx prefetch unit */
803 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
804}
793b883e 805
d571b694 806/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 807static void sky2_rx_clean(struct sky2_port *sky2)
808{
809 unsigned i;
810
811 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 812 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a
SH		 813 struct ring_info *re = sky2->rx_ring + i;
814
815 if (re->skb) {
793b883e 816 pci_unmap_single(sky2->hw->pdev,
734d1868 817 re->mapaddr, sky2->rx_bufsize,
cd28ab6a
SH		 818 PCI_DMA_FROMDEVICE);
819 kfree_skb(re->skb);
820 re->skb = NULL;
821 }
822 }
823}
824
ef743d33
SH		 825/* Basic MII support */
826static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
827{
828 struct mii_ioctl_data *data = if_mii(ifr);
829 struct sky2_port *sky2 = netdev_priv(dev);
830 struct sky2_hw *hw = sky2->hw;
831 int err = -EOPNOTSUPP;
832
833 if (!netif_running(dev))
834 return -ENODEV; /* Phy still in reset */
835
836 switch(cmd) {
837 case SIOCGMIIPHY:
838 data->phy_id = PHY_ADDR_MARV;
839
840 /* fallthru */
841 case SIOCGMIIREG: {
842 u16 val = 0;
91c86df5
SH		 843
844 down(&sky2->phy_sema);
ef743d33 845 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
91c86df5
SH		 846 up(&sky2->phy_sema);
847
ef743d33
SH		 848 data->val_out = val;
849 break;
850 }
851
852 case SIOCSMIIREG:
853 if (!capable(CAP_NET_ADMIN))
854 return -EPERM;
855
91c86df5 856 down(&sky2->phy_sema);
ef743d33
SH		 857 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
858 data->val_in);
91c86df5 859 up(&sky2->phy_sema);
ef743d33
SH		 860 break;
861 }
862 return err;
863}
864
d1f13708
SH		 865#ifdef SKY2_VLAN_TAG_USED
866static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
867{
868 struct sky2_port *sky2 = netdev_priv(dev);
869 struct sky2_hw *hw = sky2->hw;
870 u16 port = sky2->port;
d1f13708 871
f2e46561 872 spin_lock(&sky2->tx_lock);
d1f13708
SH		 873
874 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_ON);
875 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_ON);
876 sky2->vlgrp = grp;
877
f2e46561 878 spin_unlock(&sky2->tx_lock);
d1f13708
SH		 879}
880
881static void sky2_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
882{
883 struct sky2_port *sky2 = netdev_priv(dev);
884 struct sky2_hw *hw = sky2->hw;
885 u16 port = sky2->port;
d1f13708 886
f2e46561 887 spin_lock(&sky2->tx_lock);
d1f13708
SH		 888
889 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_OFF);
890 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_OFF);
891 if (sky2->vlgrp)
892 sky2->vlgrp->vlan_devices[vid] = NULL;
893
f2e46561 894 spin_unlock(&sky2->tx_lock);
d1f13708
SH		 895}
896#endif
897
cd28ab6a
SH		 898/*
899 * Allocate and setup receiver buffer pool.
900 * In case of 64 bit dma, there are 2X as many list elements
901 * available as ring entries
902 * and need to reserve one list element so we don't wrap around.
79e57d32
SH		 903 *
904 * It appears the hardware has a bug in the FIFO logic that
905 * cause it to hang if the FIFO gets overrun and the receive buffer
906 * is not aligned. This means we can't use skb_reserve to align
907 * the IP header.
cd28ab6a 908 */
6b1a3aef 909static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 910{
6b1a3aef 911 struct sky2_hw *hw = sky2->hw;
6b1a3aef
SH		 912 unsigned rxq = rxqaddr[sky2->port];
913 int i;
cd28ab6a 914
6b1a3aef 915 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 916 sky2_qset(hw, rxq);
6b1a3aef
SH		 917 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
918
919 rx_set_checksum(sky2);
793b883e 920 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a 921 struct ring_info *re = sky2->rx_ring + i;
cd28ab6a 922
734d1868 923 re->skb = dev_alloc_skb(sky2->rx_bufsize);
cd28ab6a
SH		 924 if (!re->skb)
925 goto nomem;
926
6b1a3aef 927 re->mapaddr = pci_map_single(hw->pdev, re->skb->data,
734d1868
SH		 928 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
929 sky2_rx_add(sky2, re->mapaddr);
cd28ab6a
SH		 930 }
931
6b1a3aef
SH		 932 /* Tell chip about available buffers */
933 sky2_write16(hw, Y2_QADDR(rxq, PREF_UNIT_PUT_IDX), sky2->rx_put);
934 sky2->rx_last_put = sky2_read16(hw, Y2_QADDR(rxq, PREF_UNIT_PUT_IDX));
cd28ab6a
SH		 935 return 0;
936nomem:
937 sky2_rx_clean(sky2);
938 return -ENOMEM;
939}
940
941/* Bring up network interface. */
942static int sky2_up(struct net_device *dev)
943{
944 struct sky2_port *sky2 = netdev_priv(dev);
945 struct sky2_hw *hw = sky2->hw;
946 unsigned port = sky2->port;
947 u32 ramsize, rxspace;
948 int err = -ENOMEM;
949
950 if (netif_msg_ifup(sky2))
951 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
952
953 /* must be power of 2 */
954 sky2->tx_le = pci_alloc_consistent(hw->pdev,
793b883e
SH		 955 TX_RING_SIZE *
956 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 957 &sky2->tx_le_map);
958 if (!sky2->tx_le)
959 goto err_out;
960
6cdbbdf3 961 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
cd28ab6a
SH		 962 GFP_KERNEL);
963 if (!sky2->tx_ring)
964 goto err_out;
965 sky2->tx_prod = sky2->tx_cons = 0;
cd28ab6a
SH		 966
967 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
968 &sky2->rx_le_map);
969 if (!sky2->rx_le)
970 goto err_out;
971 memset(sky2->rx_le, 0, RX_LE_BYTES);
972
6cdbbdf3 973 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct ring_info),
cd28ab6a
SH		 974 GFP_KERNEL);
975 if (!sky2->rx_ring)
976 goto err_out;
977
978 sky2_mac_init(hw, port);
979
980 /* Configure RAM buffers */
981 if (hw->chip_id == CHIP_ID_YUKON_FE ||
982 (hw->chip_id == CHIP_ID_YUKON_EC && hw->chip_rev == 2))
983 ramsize = 4096;
984 else {
793b883e
SH		 985 u8 e0 = sky2_read8(hw, B2_E_0);
986 ramsize = (e0 == 0) ? (128 * 1024) : (e0 * 4096);
cd28ab6a
SH		 987 }
988
989 /* 2/3 for Rx */
990 rxspace = (2 * ramsize) / 3;
991 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
992 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
993
793b883e
SH		 994 /* Make sure SyncQ is disabled */
995 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
996 RB_RST_SET);
997
af4ed7e6 998 sky2_qset(hw, txqaddr[port]);
5a5b1ea0
SH		 999 if (hw->chip_id == CHIP_ID_YUKON_EC_U)
1000 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), 0x1a0);
1001
1002
6b1a3aef
SH		 1003 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1004 TX_RING_SIZE - 1);
cd28ab6a 1005
6b1a3aef 1006 err = sky2_rx_start(sky2);
cd28ab6a
SH		 1007 if (err)
1008 goto err_out;
1009
cd28ab6a
SH		 1010 /* Enable interrupts from phy/mac for port */
1011 hw->intr_mask |= (port == 0) ? Y2_IS_PORT_1 : Y2_IS_PORT_2;
1012 sky2_write32(hw, B0_IMSK, hw->intr_mask);
1013 return 0;
1014
1015err_out:
1016 if (sky2->rx_le)
1017 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1018 sky2->rx_le, sky2->rx_le_map);
1019 if (sky2->tx_le)
1020 pci_free_consistent(hw->pdev,
1021 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1022 sky2->tx_le, sky2->tx_le_map);
1023 if (sky2->tx_ring)
1024 kfree(sky2->tx_ring);
1025 if (sky2->rx_ring)
1026 kfree(sky2->rx_ring);
1027
1028 return err;
1029}
1030
793b883e
SH		 1031/* Modular subtraction in ring */
1032static inline int tx_dist(unsigned tail, unsigned head)
1033{
129372d0 1034 return (head - tail) % TX_RING_SIZE;
793b883e 1035}
cd28ab6a 1036
793b883e
SH		 1037/* Number of list elements available for next tx */
1038static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1039{
793b883e 1040 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
cd28ab6a
SH		 1041}
1042
793b883e
SH		 1043/* Estimate of number of transmit list elements required */
1044static inline unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1045{
793b883e
SH		 1046 unsigned count;
1047
1048 count = sizeof(dma_addr_t) / sizeof(u32);
1049 count += skb_shinfo(skb)->nr_frags * count;
1050
1051 if (skb_shinfo(skb)->tso_size)
1052 ++count;
1053
0e3ff6aa 1054 if (skb->ip_summed == CHECKSUM_HW)
793b883e
SH		 1055 ++count;
1056
1057 return count;
cd28ab6a
SH		 1058}
1059
793b883e
SH		 1060/*
1061 * Put one packet in ring for transmit.
1062 * A single packet can generate multiple list elements, and
1063 * the number of ring elements will probably be less than the number
1064 * of list elements used.
f2e46561
SH		 1065 *
1066 * No BH disabling for tx_lock here (like tg3)
793b883e 1067 */
cd28ab6a
SH		 1068static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1069{
1070 struct sky2_port *sky2 = netdev_priv(dev);
1071 struct sky2_hw *hw = sky2->hw;
d1f13708 1072 struct sky2_tx_le *le = NULL;
6cdbbdf3 1073 struct tx_ring_info *re;
cd28ab6a
SH		 1074 unsigned i, len;
1075 dma_addr_t mapping;
1076 u32 addr64;
1077 u16 mss;
1078 u8 ctrl;
1079
f2e46561 1080 if (!spin_trylock(&sky2->tx_lock))
cd28ab6a
SH		 1081 return NETDEV_TX_LOCKED;
1082
793b883e 1083 if (unlikely(tx_avail(sky2) < tx_le_req(skb))) {
cd28ab6a 1084 netif_stop_queue(dev);
f2e46561 1085 spin_unlock(&sky2->tx_lock);
cd28ab6a
SH		 1086
1087 printk(KERN_WARNING PFX "%s: ring full when queue awake!\n",
1088 dev->name);
1089 return NETDEV_TX_BUSY;
1090 }
1091
793b883e 1092 if (unlikely(netif_msg_tx_queued(sky2)))
cd28ab6a
SH		 1093 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1094 dev->name, sky2->tx_prod, skb->len);
1095
cd28ab6a
SH		 1096 len = skb_headlen(skb);
1097 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
a018e330 1098 addr64 = high32(mapping);
793b883e
SH		 1099
1100 re = sky2->tx_ring + sky2->tx_prod;
1101
a018e330
SH		 1102 /* Send high bits if changed or crosses boundary */
1103 if (addr64 != sky2->tx_addr64 || high32(mapping + len) != sky2->tx_addr64) {
793b883e
SH		 1104 le = get_tx_le(sky2);
1105 le->tx.addr = cpu_to_le32(addr64);
1106 le->ctrl = 0;
1107 le->opcode = OP_ADDR64 | HW_OWNER;
a018e330 1108 sky2->tx_addr64 = high32(mapping + len);
793b883e 1109 }
cd28ab6a
SH		 1110
1111 /* Check for TCP Segmentation Offload */
1112 mss = skb_shinfo(skb)->tso_size;
793b883e 1113 if (mss != 0) {
cd28ab6a
SH		 1114 /* just drop the packet if non-linear expansion fails */
1115 if (skb_header_cloned(skb) &&
1116 pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
793b883e
SH		 1117 dev_kfree_skb_any(skb);
1118 goto out_unlock;
cd28ab6a
SH		 1119 }
1120
1121 mss += ((skb->h.th->doff - 5) * 4); /* TCP options */
1122 mss += (skb->nh.iph->ihl * 4) + sizeof(struct tcphdr);
1123 mss += ETH_HLEN;
793b883e 1124 }
cd28ab6a 1125
793b883e 1126 if (mss != sky2->tx_last_mss) {
cd28ab6a
SH		 1127 le = get_tx_le(sky2);
1128 le->tx.tso.size = cpu_to_le16(mss);
793b883e 1129 le->tx.tso.rsvd = 0;
cd28ab6a 1130 le->opcode = OP_LRGLEN | HW_OWNER;
cd28ab6a 1131 le->ctrl = 0;
793b883e 1132 sky2->tx_last_mss = mss;
cd28ab6a
SH		 1133 }
1134
cd28ab6a 1135 ctrl = 0;
d1f13708
SH		 1136#ifdef SKY2_VLAN_TAG_USED
1137 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1138 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1139 if (!le) {
1140 le = get_tx_le(sky2);
1141 le->tx.addr = 0;
1142 le->opcode = OP_VLAN|HW_OWNER;
1143 le->ctrl = 0;
1144 } else
1145 le->opcode |= OP_VLAN;
1146 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1147 ctrl |= INS_VLAN;
1148 }
1149#endif
1150
1151 /* Handle TCP checksum offload */
cd28ab6a 1152 if (skb->ip_summed == CHECKSUM_HW) {
793b883e
SH		 1153 u16 hdr = skb->h.raw - skb->data;
1154 u16 offset = hdr + skb->csum;
cd28ab6a
SH		 1155
1156 ctrl = CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1157 if (skb->nh.iph->protocol == IPPROTO_UDP)
1158 ctrl |= UDPTCP;
1159
1160 le = get_tx_le(sky2);
1161 le->tx.csum.start = cpu_to_le16(hdr);
793b883e
SH		 1162 le->tx.csum.offset = cpu_to_le16(offset);
1163 le->length = 0; /* initial checksum value */
cd28ab6a 1164 le->ctrl = 1; /* one packet */
793b883e 1165 le->opcode = OP_TCPLISW | HW_OWNER;
cd28ab6a
SH		 1166 }
1167
1168 le = get_tx_le(sky2);
1169 le->tx.addr = cpu_to_le32((u32) mapping);
1170 le->length = cpu_to_le16(len);
1171 le->ctrl = ctrl;
793b883e 1172 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1173
793b883e 1174 /* Record the transmit mapping info */
cd28ab6a 1175 re->skb = skb;
6cdbbdf3 1176 pci_unmap_addr_set(re, mapaddr, mapping);
cd28ab6a
SH		 1177
1178 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1179 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
6cdbbdf3 1180 struct tx_ring_info *fre;
cd28ab6a
SH		 1181
1182 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1183 frag->size, PCI_DMA_TODEVICE);
793b883e
SH		 1184 addr64 = (mapping >> 16) >> 16;
1185 if (addr64 != sky2->tx_addr64) {
1186 le = get_tx_le(sky2);
1187 le->tx.addr = cpu_to_le32(addr64);
1188 le->ctrl = 0;
1189 le->opcode = OP_ADDR64 | HW_OWNER;
1190 sky2->tx_addr64 = addr64;
cd28ab6a
SH		 1191 }
1192
1193 le = get_tx_le(sky2);
1194 le->tx.addr = cpu_to_le32((u32) mapping);
1195 le->length = cpu_to_le16(frag->size);
1196 le->ctrl = ctrl;
793b883e 1197 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1198
793b883e
SH		 1199 fre = sky2->tx_ring
1200 + ((re - sky2->tx_ring) + i + 1) % TX_RING_SIZE;
6cdbbdf3 1201 pci_unmap_addr_set(fre, mapaddr, mapping);
cd28ab6a 1202 }
6cdbbdf3 1203
793b883e 1204 re->idx = sky2->tx_prod;
cd28ab6a
SH		 1205 le->ctrl |= EOP;
1206
724bca3c 1207 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod,
cd28ab6a
SH		 1208 &sky2->tx_last_put, TX_RING_SIZE);
1209
0e3ff6aa 1210 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
cd28ab6a 1211 netif_stop_queue(dev);
793b883e
SH		 1212
1213out_unlock:
1214 mmiowb();
f2e46561 1215 spin_unlock(&sky2->tx_lock);
cd28ab6a
SH		 1216
1217 dev->trans_start = jiffies;
1218 return NETDEV_TX_OK;
1219}
1220
cd28ab6a 1221/*
793b883e
SH		 1222 * Free ring elements from starting at tx_cons until "done"
1223 *
1224 * NB: the hardware will tell us about partial completion of multi-part
d571b694 1225 * buffers; these are deferred until completion.
cd28ab6a 1226 */
d11c13e7 1227static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1228{
d11c13e7 1229 struct net_device *dev = sky2->netdev;
af2a58ac
SH		 1230 struct pci_dev *pdev = sky2->hw->pdev;
1231 u16 nxt, put;
793b883e 1232 unsigned i;
cd28ab6a 1233
0e3ff6aa 1234 BUG_ON(done >= TX_RING_SIZE);
2224795d 1235
d11c13e7 1236 if (unlikely(netif_msg_tx_done(sky2)))
d571b694 1237 printk(KERN_DEBUG "%s: tx done, up to %u\n",
d11c13e7 1238 dev->name, done);
cd28ab6a 1239
af2a58ac
SH		 1240 for (put = sky2->tx_cons; put != done; put = nxt) {
1241 struct tx_ring_info *re = sky2->tx_ring + put;
1242 struct sk_buff *skb = re->skb;
cd28ab6a 1243
af2a58ac
SH		 1244 nxt = re->idx;
1245 BUG_ON(nxt >= TX_RING_SIZE);
cd28ab6a 1246
793b883e 1247 /* Check for partial status */
af2a58ac
SH		 1248 if (tx_dist(put, done) < tx_dist(put, nxt))
1249 break;
793b883e
SH		 1250
1251 skb = re->skb;
af2a58ac 1252 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
734d1868 1253 skb_headlen(skb), PCI_DMA_TODEVICE);
793b883e
SH		 1254
1255 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
6cdbbdf3 1256 struct tx_ring_info *fre;
af2a58ac
SH		 1257 fre = sky2->tx_ring + (put + i + 1) % TX_RING_SIZE;
1258 pci_unmap_page(pdev, pci_unmap_addr(fre, mapaddr),
1259 skb_shinfo(skb)->frags[i].size,
734d1868 1260 PCI_DMA_TODEVICE);
cd28ab6a
SH		 1261 }
1262
cd28ab6a 1263 dev_kfree_skb_any(skb);
793b883e 1264 }
793b883e 1265
af2a58ac
SH		 1266 spin_lock(&sky2->tx_lock);
1267 sky2->tx_cons = put;
793b883e 1268 if (netif_queue_stopped(dev) && tx_avail(sky2) > MAX_SKB_TX_LE)
cd28ab6a
SH		 1269 netif_wake_queue(dev);
1270 spin_unlock(&sky2->tx_lock);
1271}
1272
1273/* Cleanup all untransmitted buffers, assume transmitter not running */
13b97b74 1274static void sky2_tx_clean(struct sky2_port *sky2)
cd28ab6a 1275{
d11c13e7 1276 sky2_tx_complete(sky2, sky2->tx_prod);
cd28ab6a
SH		 1277}
1278
1279/* Network shutdown */
1280static int sky2_down(struct net_device *dev)
1281{
1282 struct sky2_port *sky2 = netdev_priv(dev);
1283 struct sky2_hw *hw = sky2->hw;
1284 unsigned port = sky2->port;
1285 u16 ctrl;
cd28ab6a
SH		 1286
1287 if (netif_msg_ifdown(sky2))
1288 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1289
018d1c66 1290 /* Stop more packets from being queued */
cd28ab6a
SH		 1291 netif_stop_queue(dev);
1292
018d1c66
SH		 1293 /* Disable port IRQ */
1294 local_irq_disable();
1295 hw->intr_mask &= ~((sky2->port == 0) ? Y2_IS_IRQ_PHY1 : Y2_IS_IRQ_PHY2);
1296 sky2_write32(hw, B0_IMSK, hw->intr_mask);
1297 local_irq_enable();
1298
91c86df5 1299 flush_scheduled_work();
018d1c66 1300
793b883e
SH		 1301 sky2_phy_reset(hw, port);
1302
cd28ab6a
SH		 1303 /* Stop transmitter */
1304 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1305 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1306
1307 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1308 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1309
1310 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1311 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1312 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1313
1314 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1315
1316 /* Workaround shared GMAC reset */
793b883e
SH		 1317 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1318 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1319 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1320
1321 /* Disable Force Sync bit and Enable Alloc bit */
1322 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1323 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1324
1325 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1326 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1327 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1328
1329 /* Reset the PCI FIFO of the async Tx queue */
793b883e
SH		 1330 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1331 BMU_RST_SET | BMU_FIFO_RST);
cd28ab6a
SH		 1332
1333 /* Reset the Tx prefetch units */
1334 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1335 PREF_UNIT_RST_SET);
1336
1337 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1338
6b1a3aef 1339 sky2_rx_stop(sky2);
cd28ab6a
SH		 1340
1341 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1342 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1343
d571b694 1344 /* turn off LED's */
cd28ab6a
SH		 1345 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1346
018d1c66
SH		 1347 synchronize_irq(hw->pdev->irq);
1348
cd28ab6a
SH		 1349 sky2_tx_clean(sky2);
1350 sky2_rx_clean(sky2);
1351
1352 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1353 sky2->rx_le, sky2->rx_le_map);
1354 kfree(sky2->rx_ring);
1355
1356 pci_free_consistent(hw->pdev,
1357 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1358 sky2->tx_le, sky2->tx_le_map);
1359 kfree(sky2->tx_ring);
1360
1361 return 0;
1362}
1363
1364static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1365{
793b883e
SH		 1366 if (!hw->copper)
1367 return SPEED_1000;
1368
cd28ab6a
SH		 1369 if (hw->chip_id == CHIP_ID_YUKON_FE)
1370 return (aux & PHY_M_PS_SPEED_100) ? SPEED_100 : SPEED_10;
1371
1372 switch (aux & PHY_M_PS_SPEED_MSK) {
1373 case PHY_M_PS_SPEED_1000:
1374 return SPEED_1000;
1375 case PHY_M_PS_SPEED_100:
1376 return SPEED_100;
1377 default:
1378 return SPEED_10;
1379 }
1380}
1381
1382static void sky2_link_up(struct sky2_port *sky2)
1383{
1384 struct sky2_hw *hw = sky2->hw;
1385 unsigned port = sky2->port;
1386 u16 reg;
1387
1388 /* Enable Transmit FIFO Underrun */
793b883e 1389 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
cd28ab6a
SH		 1390
1391 reg = gma_read16(hw, port, GM_GP_CTRL);
1392 if (sky2->duplex == DUPLEX_FULL || sky2->autoneg == AUTONEG_ENABLE)
1393 reg |= GM_GPCR_DUP_FULL;
1394
cd28ab6a
SH		 1395 /* enable Rx/Tx */
1396 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1397 gma_write16(hw, port, GM_GP_CTRL, reg);
1398 gma_read16(hw, port, GM_GP_CTRL);
1399
1400 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1401
1402 netif_carrier_on(sky2->netdev);
1403 netif_wake_queue(sky2->netdev);
1404
1405 /* Turn on link LED */
793b883e 1406 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1407 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1408
793b883e
SH		 1409 if (hw->chip_id == CHIP_ID_YUKON_XL) {
1410 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
1411
1412 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
1413 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
1414 PHY_M_LEDC_INIT_CTRL(sky2->speed ==
1415 SPEED_10 ? 7 : 0) |
1416 PHY_M_LEDC_STA1_CTRL(sky2->speed ==
1417 SPEED_100 ? 7 : 0) |
1418 PHY_M_LEDC_STA0_CTRL(sky2->speed ==
1419 SPEED_1000 ? 7 : 0));
1420 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
1421 }
1422
cd28ab6a
SH		 1423 if (netif_msg_link(sky2))
1424 printk(KERN_INFO PFX
d571b694 1425 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1426 sky2->netdev->name, sky2->speed,
1427 sky2->duplex == DUPLEX_FULL ? "full" : "half",
1428 (sky2->tx_pause && sky2->rx_pause) ? "both" :
793b883e 1429 sky2->tx_pause ? "tx" : sky2->rx_pause ? "rx" : "none");
cd28ab6a
SH		 1430}
1431
1432static void sky2_link_down(struct sky2_port *sky2)
1433{
1434 struct sky2_hw *hw = sky2->hw;
1435 unsigned port = sky2->port;
1436 u16 reg;
1437
1438 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1439
1440 reg = gma_read16(hw, port, GM_GP_CTRL);
1441 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1442 gma_write16(hw, port, GM_GP_CTRL, reg);
1443 gma_read16(hw, port, GM_GP_CTRL); /* PCI post */
1444
1445 if (sky2->rx_pause && !sky2->tx_pause) {
1446 /* restore Asymmetric Pause bit */
1447 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
793b883e
SH		 1448 gm_phy_read(hw, port, PHY_MARV_AUNE_ADV)
1449 | PHY_M_AN_ASP);
cd28ab6a
SH		 1450 }
1451
1452 sky2_phy_reset(hw, port);
1453
1454 netif_carrier_off(sky2->netdev);
1455 netif_stop_queue(sky2->netdev);
1456
1457 /* Turn on link LED */
1458 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1459
1460 if (netif_msg_link(sky2))
1461 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
1462 sky2_phy_init(hw, port);
1463}
1464
793b883e
SH		 1465static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1466{
1467 struct sky2_hw *hw = sky2->hw;
1468 unsigned port = sky2->port;
1469 u16 lpa;
1470
1471 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
1472
1473 if (lpa & PHY_M_AN_RF) {
1474 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1475 return -1;
1476 }
1477
1478 if (hw->chip_id != CHIP_ID_YUKON_FE &&
1479 gm_phy_read(hw, port, PHY_MARV_1000T_STAT) & PHY_B_1000S_MSF) {
1480 printk(KERN_ERR PFX "%s: master/slave fault",
1481 sky2->netdev->name);
1482 return -1;
1483 }
1484
1485 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1486 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
1487 sky2->netdev->name);
1488 return -1;
1489 }
1490
1491 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
1492
1493 sky2->speed = sky2_phy_speed(hw, aux);
1494
1495 /* Pause bits are offset (9..8) */
1496 if (hw->chip_id == CHIP_ID_YUKON_XL)
1497 aux >>= 6;
1498
1499 sky2->rx_pause = (aux & PHY_M_PS_RX_P_EN) != 0;
1500 sky2->tx_pause = (aux & PHY_M_PS_TX_P_EN) != 0;
1501
1502 if ((sky2->tx_pause || sky2->rx_pause)
1503 && !(sky2->speed < SPEED_1000 && sky2->duplex == DUPLEX_HALF))
1504 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
1505 else
1506 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1507
1508 return 0;
1509}
cd28ab6a
SH		 1510
1511/*
91c86df5 1512 * Interrupt from PHY are handled outside of interrupt context
cd28ab6a
SH		 1513 * because accessing phy registers requires spin wait which might
1514 * cause excess interrupt latency.
1515 */
91c86df5 1516static void sky2_phy_task(void *arg)
cd28ab6a 1517{
91c86df5 1518 struct sky2_port *sky2 = arg;
cd28ab6a 1519 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 1520 u16 istatus, phystat;
1521
91c86df5 1522 down(&sky2->phy_sema);
793b883e
SH		 1523 istatus = gm_phy_read(hw, sky2->port, PHY_MARV_INT_STAT);
1524 phystat = gm_phy_read(hw, sky2->port, PHY_MARV_PHY_STAT);
cd28ab6a
SH		 1525
1526 if (netif_msg_intr(sky2))
1527 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
1528 sky2->netdev->name, istatus, phystat);
1529
1530 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 1531 if (sky2_autoneg_done(sky2, phystat) == 0)
1532 sky2_link_up(sky2);
1533 goto out;
1534 }
cd28ab6a 1535
793b883e
SH		 1536 if (istatus & PHY_M_IS_LSP_CHANGE)
1537 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 1538
793b883e
SH		 1539 if (istatus & PHY_M_IS_DUP_CHANGE)
1540 sky2->duplex =
1541 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 1542
793b883e
SH		 1543 if (istatus & PHY_M_IS_LST_CHANGE) {
1544 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 1545 sky2_link_up(sky2);
793b883e
SH		 1546 else
1547 sky2_link_down(sky2);
cd28ab6a 1548 }
793b883e 1549out:
91c86df5 1550 up(&sky2->phy_sema);
cd28ab6a
SH		 1551
1552 local_irq_disable();
793b883e 1553 hw->intr_mask |= (sky2->port == 0) ? Y2_IS_IRQ_PHY1 : Y2_IS_IRQ_PHY2;
cd28ab6a
SH		 1554 sky2_write32(hw, B0_IMSK, hw->intr_mask);
1555 local_irq_enable();
1556}
1557
1558static void sky2_tx_timeout(struct net_device *dev)
1559{
1560 struct sky2_port *sky2 = netdev_priv(dev);
1561
1562 if (netif_msg_timer(sky2))
1563 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
1564
1565 sky2_write32(sky2->hw, Q_ADDR(txqaddr[sky2->port], Q_CSR), BMU_STOP);
1566 sky2_read32(sky2->hw, Q_ADDR(txqaddr[sky2->port], Q_CSR));
1567
1568 sky2_tx_clean(sky2);
1569}
1570
734d1868
SH		 1571
1572#define roundup(x, y) ((((x)+((y)-1))/(y))*(y))
1573/* Want receive buffer size to be multiple of 64 bits, and incl room for vlan */
1574static inline unsigned sky2_buf_size(int mtu)
1575{
1576 return roundup(mtu + ETH_HLEN + 4, 8);
1577}
1578
cd28ab6a
SH		 1579static int sky2_change_mtu(struct net_device *dev, int new_mtu)
1580{
6b1a3aef
SH		 1581 struct sky2_port *sky2 = netdev_priv(dev);
1582 struct sky2_hw *hw = sky2->hw;
1583 int err;
1584 u16 ctl, mode;
cd28ab6a
SH		 1585
1586 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
1587 return -EINVAL;
1588
5a5b1ea0
SH		 1589 if (hw->chip_id == CHIP_ID_YUKON_EC_U && new_mtu > ETH_DATA_LEN)
1590 return -EINVAL;
1591
6b1a3aef
SH		 1592 if (!netif_running(dev)) {
1593 dev->mtu = new_mtu;
1594 return 0;
1595 }
1596
6b1a3aef
SH		 1597 sky2_write32(hw, B0_IMSK, 0);
1598
018d1c66
SH		 1599 dev->trans_start = jiffies; /* prevent tx timeout */
1600 netif_stop_queue(dev);
1601 netif_poll_disable(hw->dev[0]);
1602
6b1a3aef
SH		 1603 ctl = gma_read16(hw, sky2->port, GM_GP_CTRL);
1604 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
1605 sky2_rx_stop(sky2);
1606 sky2_rx_clean(sky2);
cd28ab6a
SH		 1607
1608 dev->mtu = new_mtu;
734d1868 1609 sky2->rx_bufsize = sky2_buf_size(new_mtu);
6b1a3aef
SH		 1610 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
1611 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
1612
1613 if (dev->mtu > ETH_DATA_LEN)
1614 mode |= GM_SMOD_JUMBO_ENA;
1615
1616 gma_write16(hw, sky2->port, GM_SERIAL_MODE, mode);
cd28ab6a 1617
6b1a3aef 1618 sky2_write8(hw, RB_ADDR(rxqaddr[sky2->port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 1619
6b1a3aef
SH		 1620 err = sky2_rx_start(sky2);
1621 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl);
1622
018d1c66
SH		 1623 netif_poll_disable(hw->dev[0]);
1624 netif_wake_queue(dev);
6b1a3aef 1625 sky2_write32(hw, B0_IMSK, hw->intr_mask);
018d1c66 1626
cd28ab6a
SH		 1627 return err;
1628}
1629
1630/*
1631 * Receive one packet.
1632 * For small packets or errors, just reuse existing skb.
d571b694 1633 * For larger packets, get new buffer.
cd28ab6a 1634 */
d11c13e7 1635static struct sk_buff *sky2_receive(struct sky2_port *sky2,
cd28ab6a
SH		 1636 u16 length, u32 status)
1637{
cd28ab6a 1638 struct ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 1639 struct sk_buff *skb = NULL;
cd28ab6a
SH		 1640
1641 if (unlikely(netif_msg_rx_status(sky2)))
1642 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
d11c13e7 1643 sky2->netdev->name, sky2->rx_next, status, length);
cd28ab6a 1644
793b883e 1645 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
cd28ab6a 1646
42eeea01 1647 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 1648 goto error;
1649
42eeea01
SH		 1650 if (!(status & GMR_FS_RX_OK))
1651 goto resubmit;
1652
bdb5c58e 1653 if (length < copybreak) {
79e57d32
SH		 1654 skb = alloc_skb(length + 2, GFP_ATOMIC);
1655 if (!skb)
793b883e
SH		 1656 goto resubmit;
1657
79e57d32 1658 skb_reserve(skb, 2);
793b883e
SH		 1659 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->mapaddr,
1660 length, PCI_DMA_FROMDEVICE);
79e57d32 1661 memcpy(skb->data, re->skb->data, length);
d11c13e7
SH		 1662 skb->ip_summed = re->skb->ip_summed;
1663 skb->csum = re->skb->csum;
793b883e
SH		 1664 pci_dma_sync_single_for_device(sky2->hw->pdev, re->mapaddr,
1665 length, PCI_DMA_FROMDEVICE);
793b883e 1666 } else {
79e57d32
SH		 1667 struct sk_buff *nskb;
1668
734d1868 1669 nskb = dev_alloc_skb(sky2->rx_bufsize);
793b883e
SH		 1670 if (!nskb)
1671 goto resubmit;
cd28ab6a 1672
793b883e 1673 skb = re->skb;
79e57d32 1674 re->skb = nskb;
793b883e 1675 pci_unmap_single(sky2->hw->pdev, re->mapaddr,
734d1868 1676 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1677 prefetch(skb->data);
cd28ab6a 1678
793b883e 1679 re->mapaddr = pci_map_single(sky2->hw->pdev, nskb->data,
734d1868 1680 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1681 }
cd28ab6a 1682
79e57d32 1683 skb_put(skb, length);
793b883e 1684resubmit:
d11c13e7 1685 re->skb->ip_summed = CHECKSUM_NONE;
734d1868 1686 sky2_rx_add(sky2, re->mapaddr);
79e57d32 1687
bea86103
SH		 1688 /* Tell receiver about new buffers. */
1689 sky2_put_idx(sky2->hw, rxqaddr[sky2->port], sky2->rx_put,
1690 &sky2->rx_last_put, RX_LE_SIZE);
1691
cd28ab6a
SH		 1692 return skb;
1693
1694error:
1695 if (netif_msg_rx_err(sky2))
1696 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
1697 sky2->netdev->name, status, length);
793b883e
SH		 1698
1699 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
cd28ab6a
SH		 1700 sky2->net_stats.rx_length_errors++;
1701 if (status & GMR_FS_FRAGMENT)
1702 sky2->net_stats.rx_frame_errors++;
1703 if (status & GMR_FS_CRC_ERR)
1704 sky2->net_stats.rx_crc_errors++;
793b883e
SH		 1705 if (status & GMR_FS_RX_FF_OV)
1706 sky2->net_stats.rx_fifo_errors++;
79e57d32 1707
793b883e 1708 goto resubmit;
cd28ab6a
SH		 1709}
1710
2224795d
SH		 1711/*
1712 * Check for transmit complete
793b883e 1713 */
13b97b74 1714#define TX_NO_STATUS 0xffff
2224795d 1715
13b97b74
SH		 1716static inline void sky2_tx_check(struct sky2_hw *hw, int port, u16 last)
1717{
1718 if (last != TX_NO_STATUS) {
1719 struct net_device *dev = hw->dev[port];
1720 if (dev && netif_running(dev)) {
1721 struct sky2_port *sky2 = netdev_priv(dev);
1722 sky2_tx_complete(sky2, last);
1723 }
2224795d 1724 }
cd28ab6a
SH		 1725}
1726
1727/*
cd28ab6a
SH		 1728 * Both ports share the same status interrupt, therefore there is only
1729 * one poll routine.
cd28ab6a 1730 */
d11c13e7 1731static int sky2_poll(struct net_device *dev0, int *budget)
cd28ab6a 1732{
d11c13e7
SH		 1733 struct sky2_hw *hw = ((struct sky2_port *) netdev_priv(dev0))->hw;
1734 unsigned int to_do = min(dev0->quota, *budget);
cd28ab6a 1735 unsigned int work_done = 0;
793b883e 1736 u16 hwidx;
13b97b74 1737 u16 tx_done[2] = { TX_NO_STATUS, TX_NO_STATUS };
cd28ab6a 1738
793b883e 1739 hwidx = sky2_read16(hw, STAT_PUT_IDX);
79e57d32 1740 BUG_ON(hwidx >= STATUS_RING_SIZE);
af2a58ac 1741 rmb();
bea86103 1742
13210ce5
SH		 1743 while (hwidx != hw->st_idx) {
1744 struct sky2_status_le *le = hw->st_le + hw->st_idx;
1745 struct net_device *dev;
d11c13e7 1746 struct sky2_port *sky2;
cd28ab6a 1747 struct sk_buff *skb;
cd28ab6a
SH		 1748 u32 status;
1749 u16 length;
13210ce5 1750 u8 op;
cd28ab6a 1751
13210ce5 1752 le = hw->st_le + hw->st_idx;
bea86103 1753 hw->st_idx = (hw->st_idx + 1) % STATUS_RING_SIZE;
13210ce5 1754 prefetch(hw->st_le + hw->st_idx);
bea86103 1755
13210ce5
SH		 1756 BUG_ON(le->link >= 2);
1757 dev = hw->dev[le->link];
1758 if (dev == NULL || !netif_running(dev))
1759 continue;
1760
1761 sky2 = netdev_priv(dev);
cd28ab6a
SH		 1762 status = le32_to_cpu(le->status);
1763 length = le16_to_cpu(le->length);
13210ce5
SH		 1764 op = le->opcode & ~HW_OWNER;
1765 le->opcode = 0;
cd28ab6a 1766
13210ce5 1767 switch (op) {
cd28ab6a 1768 case OP_RXSTAT:
d11c13e7 1769 skb = sky2_receive(sky2, length, status);
d1f13708
SH		 1770 if (!skb)
1771 break;
13210ce5
SH		 1772
1773 skb->dev = dev;
1774 skb->protocol = eth_type_trans(skb, dev);
1775 dev->last_rx = jiffies;
1776
d1f13708
SH		 1777#ifdef SKY2_VLAN_TAG_USED
1778 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
1779 vlan_hwaccel_receive_skb(skb,
1780 sky2->vlgrp,
1781 be16_to_cpu(sky2->rx_tag));
1782 } else
1783#endif
cd28ab6a 1784 netif_receive_skb(skb);
13210ce5
SH		 1785
1786 if (++work_done >= to_do)
1787 goto exit_loop;
cd28ab6a
SH		 1788 break;
1789
d1f13708
SH		 1790#ifdef SKY2_VLAN_TAG_USED
1791 case OP_RXVLAN:
1792 sky2->rx_tag = length;
1793 break;
1794
1795 case OP_RXCHKSVLAN:
1796 sky2->rx_tag = length;
1797 /* fall through */
1798#endif
cd28ab6a 1799 case OP_RXCHKS:
d11c13e7
SH		 1800 skb = sky2->rx_ring[sky2->rx_next].skb;
1801 skb->ip_summed = CHECKSUM_HW;
1802 skb->csum = le16_to_cpu(status);
cd28ab6a
SH		 1803 break;
1804
1805 case OP_TXINDEXLE:
13b97b74
SH		 1806 /* TX index reports status for both ports */
1807 tx_done[0] = status & 0xffff;
1808 tx_done[1] = ((status >> 24) & 0xff)
1809 | (u16)(length & 0xf) << 8;
cd28ab6a
SH		 1810 break;
1811
cd28ab6a
SH		 1812 default:
1813 if (net_ratelimit())
793b883e 1814 printk(KERN_WARNING PFX
13210ce5 1815 "unknown status opcode 0x%x\n", op);
cd28ab6a
SH		 1816 break;
1817 }
13210ce5 1818 }
cd28ab6a 1819
13210ce5 1820exit_loop:
3e4b32e1 1821 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
793b883e
SH		 1822 mmiowb();
1823
13b97b74
SH		 1824 sky2_tx_check(hw, 0, tx_done[0]);
1825 sky2_tx_check(hw, 1, tx_done[1]);
1826
3e4b32e1 1827 if (sky2_read16(hw, STAT_PUT_IDX) == hw->st_idx) {
13b97b74 1828 /* need to restart TX timer */
cd28ab6a
SH		 1829 if (is_ec_a1(hw)) {
1830 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
1831 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
1832 }
1833
bea86103 1834 netif_rx_complete(dev0);
cd28ab6a
SH		 1835 hw->intr_mask |= Y2_IS_STAT_BMU;
1836 sky2_write32(hw, B0_IMSK, hw->intr_mask);
13210ce5
SH		 1837 mmiowb();
1838 return 0;
1839 } else {
1840 *budget -= work_done;
1841 dev0->quota -= work_done;
1842 return 1;
cd28ab6a 1843 }
cd28ab6a
SH		 1844}
1845
1846static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
1847{
1848 struct net_device *dev = hw->dev[port];
1849
1850 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
1851 dev->name, status);
1852
1853 if (status & Y2_IS_PAR_RD1) {
1854 printk(KERN_ERR PFX "%s: ram data read parity error\n",
1855 dev->name);
1856 /* Clear IRQ */
1857 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
1858 }
1859
1860 if (status & Y2_IS_PAR_WR1) {
1861 printk(KERN_ERR PFX "%s: ram data write parity error\n",
1862 dev->name);
1863
1864 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
1865 }
1866
1867 if (status & Y2_IS_PAR_MAC1) {
1868 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
1869 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
1870 }
1871
1872 if (status & Y2_IS_PAR_RX1) {
1873 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
1874 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
1875 }
1876
1877 if (status & Y2_IS_TCP_TXA1) {
1878 printk(KERN_ERR PFX "%s: TCP segmentation error\n", dev->name);
1879 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
1880 }
1881}
1882
1883static void sky2_hw_intr(struct sky2_hw *hw)
1884{
1885 u32 status = sky2_read32(hw, B0_HWE_ISRC);
1886
793b883e 1887 if (status & Y2_IS_TIST_OV)
cd28ab6a 1888 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 1889
1890 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 1891 u16 pci_err;
1892
1893 pci_read_config_word(hw->pdev, PCI_STATUS, &pci_err);
cd28ab6a
SH		 1894 printk(KERN_ERR PFX "%s: pci hw error (0x%x)\n",
1895 pci_name(hw->pdev), pci_err);
1896
1897 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
793b883e
SH		 1898 pci_write_config_word(hw->pdev, PCI_STATUS,
1899 pci_err | PCI_STATUS_ERROR_BITS);
cd28ab6a
SH		 1900 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
1901 }
1902
1903 if (status & Y2_IS_PCI_EXP) {
d571b694 1904 /* PCI-Express uncorrectable Error occurred */
793b883e
SH		 1905 u32 pex_err;
1906
1907 pci_read_config_dword(hw->pdev, PEX_UNC_ERR_STAT, &pex_err);
cd28ab6a 1908
cd28ab6a
SH		 1909 printk(KERN_ERR PFX "%s: pci express error (0x%x)\n",
1910 pci_name(hw->pdev), pex_err);
1911
1912 /* clear the interrupt */
1913 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
793b883e
SH		 1914 pci_write_config_dword(hw->pdev, PEX_UNC_ERR_STAT,
1915 0xffffffffUL);
cd28ab6a
SH		 1916 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
1917
1918 if (pex_err & PEX_FATAL_ERRORS) {
1919 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
1920 hwmsk &= ~Y2_IS_PCI_EXP;
1921 sky2_write32(hw, B0_HWE_IMSK, hwmsk);
1922 }
1923 }
1924
1925 if (status & Y2_HWE_L1_MASK)
1926 sky2_hw_error(hw, 0, status);
1927 status >>= 8;
1928 if (status & Y2_HWE_L1_MASK)
1929 sky2_hw_error(hw, 1, status);
1930}
1931
1932static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
1933{
1934 struct net_device *dev = hw->dev[port];
1935 struct sky2_port *sky2 = netdev_priv(dev);
1936 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
1937
1938 if (netif_msg_intr(sky2))
1939 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
1940 dev->name, status);
1941
1942 if (status & GM_IS_RX_FF_OR) {
1943 ++sky2->net_stats.rx_fifo_errors;
1944 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
1945 }
1946
1947 if (status & GM_IS_TX_FF_UR) {
1948 ++sky2->net_stats.tx_fifo_errors;
1949 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
1950 }
cd28ab6a
SH		 1951}
1952
1953static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
1954{
1955 struct net_device *dev = hw->dev[port];
1956 struct sky2_port *sky2 = netdev_priv(dev);
1957
1958 hw->intr_mask &= ~(port == 0 ? Y2_IS_IRQ_PHY1 : Y2_IS_IRQ_PHY2);
1959 sky2_write32(hw, B0_IMSK, hw->intr_mask);
91c86df5 1960 schedule_work(&sky2->phy_task);
cd28ab6a
SH		 1961}
1962
1963static irqreturn_t sky2_intr(int irq, void *dev_id, struct pt_regs *regs)
1964{
1965 struct sky2_hw *hw = dev_id;
bea86103 1966 struct net_device *dev0 = hw->dev[0];
cd28ab6a
SH		 1967 u32 status;
1968
1969 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
793b883e 1970 if (status == 0 || status == ~0)
cd28ab6a
SH		 1971 return IRQ_NONE;
1972
1973 if (status & Y2_IS_HW_ERR)
1974 sky2_hw_intr(hw);
1975
793b883e 1976 /* Do NAPI for Rx and Tx status */
bea86103 1977 if (status & Y2_IS_STAT_BMU) {
cd28ab6a
SH		 1978 hw->intr_mask &= ~Y2_IS_STAT_BMU;
1979 sky2_write32(hw, B0_IMSK, hw->intr_mask);
bea86103 1980
0a122576
SH		 1981 if (likely(__netif_rx_schedule_prep(dev0))) {
1982 prefetch(&hw->st_le[hw->st_idx]);
bea86103 1983 __netif_rx_schedule(dev0);
0a122576 1984 }
cd28ab6a
SH		 1985 }
1986
793b883e 1987 if (status & Y2_IS_IRQ_PHY1)
cd28ab6a
SH		 1988 sky2_phy_intr(hw, 0);
1989
1990 if (status & Y2_IS_IRQ_PHY2)
1991 sky2_phy_intr(hw, 1);
1992
1993 if (status & Y2_IS_IRQ_MAC1)
1994 sky2_mac_intr(hw, 0);
1995
1996 if (status & Y2_IS_IRQ_MAC2)
1997 sky2_mac_intr(hw, 1);
1998
cd28ab6a 1999 sky2_write32(hw, B0_Y2_SP_ICR, 2);
793b883e
SH		 2000
2001 sky2_read32(hw, B0_IMSK);
2002
cd28ab6a
SH		 2003 return IRQ_HANDLED;
2004}
2005
2006#ifdef CONFIG_NET_POLL_CONTROLLER
2007static void sky2_netpoll(struct net_device *dev)
2008{
2009 struct sky2_port *sky2 = netdev_priv(dev);
2010
793b883e 2011 sky2_intr(sky2->hw->pdev->irq, sky2->hw, NULL);
cd28ab6a
SH		 2012}
2013#endif
2014
2015/* Chip internal frequency for clock calculations */
fb17358f 2016static inline u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2017{
793b883e 2018 switch (hw->chip_id) {
cd28ab6a 2019 case CHIP_ID_YUKON_EC:
5a5b1ea0 2020 case CHIP_ID_YUKON_EC_U:
fb17358f 2021 return 125; /* 125 Mhz */
cd28ab6a 2022 case CHIP_ID_YUKON_FE:
fb17358f 2023 return 100; /* 100 Mhz */
793b883e 2024 default: /* YUKON_XL */
fb17358f 2025 return 156; /* 156 Mhz */
cd28ab6a
SH		 2026 }
2027}
2028
fb17358f 2029static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2030{
fb17358f 2031 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2032}
2033
fb17358f 2034static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2035{
fb17358f 2036 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2037}
2038
fb17358f 2039
cd28ab6a
SH		 2040static int sky2_reset(struct sky2_hw *hw)
2041{
5afa0a9c 2042 u32 ctst;
cd28ab6a
SH		 2043 u16 status;
2044 u8 t8, pmd_type;
2045 int i;
2046
2047 ctst = sky2_read32(hw, B0_CTST);
2048
2049 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2050 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
2051 if (hw->chip_id < CHIP_ID_YUKON_XL || hw->chip_id > CHIP_ID_YUKON_FE) {
2052 printk(KERN_ERR PFX "%s: unsupported chip type 0x%x\n",
2053 pci_name(hw->pdev), hw->chip_id);
2054 return -EOPNOTSUPP;
2055 }
2056
793b883e
SH		 2057 /* ring for status responses */
2058 hw->st_le = pci_alloc_consistent(hw->pdev, STATUS_LE_BYTES,
2059 &hw->st_dma);
2060 if (!hw->st_le)
2061 return -ENOMEM;
2062
cd28ab6a
SH		 2063 /* disable ASF */
2064 if (hw->chip_id <= CHIP_ID_YUKON_EC) {
2065 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2066 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
2067 }
2068
2069 /* do a SW reset */
2070 sky2_write8(hw, B0_CTST, CS_RST_SET);
2071 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2072
2073 /* clear PCI errors, if any */
793b883e 2074 pci_read_config_word(hw->pdev, PCI_STATUS, &status);
cd28ab6a 2075 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
793b883e
SH		 2076 pci_write_config_word(hw->pdev, PCI_STATUS,
2077 status | PCI_STATUS_ERROR_BITS);
cd28ab6a
SH		 2078
2079 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2080
2081 /* clear any PEX errors */
2082 if (is_pciex(hw)) {
793b883e
SH		 2083 u16 lstat;
2084 pci_write_config_dword(hw->pdev, PEX_UNC_ERR_STAT,
2085 0xffffffffUL);
2086 pci_read_config_word(hw->pdev, PEX_LNK_STAT, &lstat);
cd28ab6a
SH		 2087 }
2088
2089 pmd_type = sky2_read8(hw, B2_PMD_TYP);
2090 hw->copper = !(pmd_type == 'L' || pmd_type == 'S');
2091
2092 hw->ports = 1;
2093 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2094 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2095 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2096 ++hw->ports;
2097 }
2098 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2099
5afa0a9c 2100 sky2_set_power_state(hw, PCI_D0);
cd28ab6a
SH		 2101
2102 for (i = 0; i < hw->ports; i++) {
2103 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2104 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
2105 }
2106
2107 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2108
793b883e
SH		 2109 /* Clear I2C IRQ noise */
2110 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2111
2112 /* turn off hardware timer (unused) */
2113 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2114 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2115
cd28ab6a
SH		 2116 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2117
69634ee7
SH		 2118 /* Turn off descriptor polling */
2119 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 2120
2121 /* Turn off receive timestamp */
2122 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 2123 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2124
2125 /* enable the Tx Arbiters */
2126 for (i = 0; i < hw->ports; i++)
2127 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2128
2129 /* Initialize ram interface */
2130 for (i = 0; i < hw->ports; i++) {
793b883e 2131 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 2132
2133 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
2134 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
2135 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
2136 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
2137 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
2138 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
2139 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
2140 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
2141 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
2142 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
2143 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
2144 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
2145 }
2146
cd28ab6a
SH		 2147 sky2_write32(hw, B0_HWE_IMSK, Y2_HWE_ALL_MASK);
2148
cd28ab6a
SH		 2149 for (i = 0; i < hw->ports; i++)
2150 sky2_phy_reset(hw, i);
cd28ab6a 2151
cd28ab6a
SH		 2152 memset(hw->st_le, 0, STATUS_LE_BYTES);
2153 hw->st_idx = 0;
2154
2155 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
2156 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
2157
2158 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 2159 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 2160
2161 /* Set the list last index */
793b883e 2162 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 2163
793b883e 2164 /* These status setup values are copied from SysKonnect's driver */
cd28ab6a
SH		 2165 if (is_ec_a1(hw)) {
2166 /* WA for dev. #4.3 */
793b883e 2167 sky2_write16(hw, STAT_TX_IDX_TH, 0xfff); /* Tx Threshold */
cd28ab6a
SH		 2168
2169 /* set Status-FIFO watermark */
2170 sky2_write8(hw, STAT_FIFO_WM, 0x21); /* WA for dev. #4.18 */
2171
2172 /* set Status-FIFO ISR watermark */
793b883e 2173 sky2_write8(hw, STAT_FIFO_ISR_WM, 0x07); /* WA for dev. #4.18 */
69634ee7 2174 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 10000));
cd28ab6a 2175 } else {
69634ee7
SH		 2176 sky2_write16(hw, STAT_TX_IDX_TH, 10);
2177 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a
SH		 2178
2179 /* set Status-FIFO ISR watermark */
2180 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
69634ee7
SH		 2181 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
2182 else
2183 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 2184
69634ee7
SH		 2185 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
2186 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
2187 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
cd28ab6a
SH		 2188 }
2189
793b883e 2190 /* enable status unit */
cd28ab6a
SH		 2191 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
2192
2193 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2194 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2195 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2196
2197 return 0;
2198}
2199
2200static inline u32 sky2_supported_modes(const struct sky2_hw *hw)
2201{
2202 u32 modes;
2203 if (hw->copper) {
793b883e
SH		 2204 modes = SUPPORTED_10baseT_Half
2205 | SUPPORTED_10baseT_Full
2206 | SUPPORTED_100baseT_Half
2207 | SUPPORTED_100baseT_Full
2208 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2209
2210 if (hw->chip_id != CHIP_ID_YUKON_FE)
2211 modes |= SUPPORTED_1000baseT_Half
793b883e 2212 | SUPPORTED_1000baseT_Full;
cd28ab6a
SH		 2213 } else
2214 modes = SUPPORTED_1000baseT_Full | SUPPORTED_FIBRE
793b883e 2215 | SUPPORTED_Autoneg;
cd28ab6a
SH		 2216 return modes;
2217}
2218
793b883e 2219static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 2220{
2221 struct sky2_port *sky2 = netdev_priv(dev);
2222 struct sky2_hw *hw = sky2->hw;
2223
2224 ecmd->transceiver = XCVR_INTERNAL;
2225 ecmd->supported = sky2_supported_modes(hw);
2226 ecmd->phy_address = PHY_ADDR_MARV;
2227 if (hw->copper) {
2228 ecmd->supported = SUPPORTED_10baseT_Half
793b883e
SH		 2229 | SUPPORTED_10baseT_Full
2230 | SUPPORTED_100baseT_Half
2231 | SUPPORTED_100baseT_Full
2232 | SUPPORTED_1000baseT_Half
2233 | SUPPORTED_1000baseT_Full
2234 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2235 ecmd->port = PORT_TP;
2236 } else
2237 ecmd->port = PORT_FIBRE;
2238
2239 ecmd->advertising = sky2->advertising;
2240 ecmd->autoneg = sky2->autoneg;
2241 ecmd->speed = sky2->speed;
2242 ecmd->duplex = sky2->duplex;
2243 return 0;
2244}
2245
2246static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
2247{
2248 struct sky2_port *sky2 = netdev_priv(dev);
2249 const struct sky2_hw *hw = sky2->hw;
2250 u32 supported = sky2_supported_modes(hw);
2251
2252 if (ecmd->autoneg == AUTONEG_ENABLE) {
2253 ecmd->advertising = supported;
2254 sky2->duplex = -1;
2255 sky2->speed = -1;
2256 } else {
2257 u32 setting;
2258
793b883e 2259 switch (ecmd->speed) {
cd28ab6a
SH		 2260 case SPEED_1000:
2261 if (ecmd->duplex == DUPLEX_FULL)
2262 setting = SUPPORTED_1000baseT_Full;
2263 else if (ecmd->duplex == DUPLEX_HALF)
2264 setting = SUPPORTED_1000baseT_Half;
2265 else
2266 return -EINVAL;
2267 break;
2268 case SPEED_100:
2269 if (ecmd->duplex == DUPLEX_FULL)
2270 setting = SUPPORTED_100baseT_Full;
2271 else if (ecmd->duplex == DUPLEX_HALF)
2272 setting = SUPPORTED_100baseT_Half;
2273 else
2274 return -EINVAL;
2275 break;
2276
2277 case SPEED_10:
2278 if (ecmd->duplex == DUPLEX_FULL)
2279 setting = SUPPORTED_10baseT_Full;
2280 else if (ecmd->duplex == DUPLEX_HALF)
2281 setting = SUPPORTED_10baseT_Half;
2282 else
2283 return -EINVAL;
2284 break;
2285 default:
2286 return -EINVAL;
2287 }
2288
2289 if ((setting & supported) == 0)
2290 return -EINVAL;
2291
2292 sky2->speed = ecmd->speed;
2293 sky2->duplex = ecmd->duplex;
2294 }
2295
2296 sky2->autoneg = ecmd->autoneg;
2297 sky2->advertising = ecmd->advertising;
2298
2299 if (netif_running(dev)) {
2300 sky2_down(dev);
2301 sky2_up(dev);
2302 }
2303
2304 return 0;
2305}
2306
2307static void sky2_get_drvinfo(struct net_device *dev,
2308 struct ethtool_drvinfo *info)
2309{
2310 struct sky2_port *sky2 = netdev_priv(dev);
2311
2312 strcpy(info->driver, DRV_NAME);
2313 strcpy(info->version, DRV_VERSION);
2314 strcpy(info->fw_version, "N/A");
2315 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
2316}
2317
2318static const struct sky2_stat {
793b883e
SH		 2319 char name[ETH_GSTRING_LEN];
2320 u16 offset;
cd28ab6a
SH		 2321} sky2_stats[] = {
2322 { "tx_bytes", GM_TXO_OK_HI },
2323 { "rx_bytes", GM_RXO_OK_HI },
2324 { "tx_broadcast", GM_TXF_BC_OK },
2325 { "rx_broadcast", GM_RXF_BC_OK },
2326 { "tx_multicast", GM_TXF_MC_OK },
2327 { "rx_multicast", GM_RXF_MC_OK },
2328 { "tx_unicast", GM_TXF_UC_OK },
2329 { "rx_unicast", GM_RXF_UC_OK },
2330 { "tx_mac_pause", GM_TXF_MPAUSE },
2331 { "rx_mac_pause", GM_RXF_MPAUSE },
2332 { "collisions", GM_TXF_SNG_COL },
2333 { "late_collision",GM_TXF_LAT_COL },
2334 { "aborted", GM_TXF_ABO_COL },
2335 { "multi_collisions", GM_TXF_MUL_COL },
2336 { "fifo_underrun", GM_TXE_FIFO_UR },
2337 { "fifo_overflow", GM_RXE_FIFO_OV },
2338 { "rx_toolong", GM_RXF_LNG_ERR },
2339 { "rx_jabber", GM_RXF_JAB_PKT },
2340 { "rx_runt", GM_RXE_FRAG },
2341 { "rx_too_long", GM_RXF_LNG_ERR },
2342 { "rx_fcs_error", GM_RXF_FCS_ERR },
2343};
2344
cd28ab6a
SH		 2345static u32 sky2_get_rx_csum(struct net_device *dev)
2346{
2347 struct sky2_port *sky2 = netdev_priv(dev);
2348
2349 return sky2->rx_csum;
2350}
2351
2352static int sky2_set_rx_csum(struct net_device *dev, u32 data)
2353{
2354 struct sky2_port *sky2 = netdev_priv(dev);
2355
2356 sky2->rx_csum = data;
793b883e 2357
cd28ab6a
SH		 2358 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
2359 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
2360
2361 return 0;
2362}
2363
2364static u32 sky2_get_msglevel(struct net_device *netdev)
2365{
2366 struct sky2_port *sky2 = netdev_priv(netdev);
2367 return sky2->msg_enable;
2368}
2369
9a7ae0a9
SH		 2370static int sky2_nway_reset(struct net_device *dev)
2371{
2372 struct sky2_port *sky2 = netdev_priv(dev);
2373 struct sky2_hw *hw = sky2->hw;
2374
2375 if (sky2->autoneg != AUTONEG_ENABLE)
2376 return -EINVAL;
2377
2378 netif_stop_queue(dev);
2379
91c86df5 2380 down(&sky2->phy_sema);
9a7ae0a9
SH		 2381 sky2_phy_reset(hw, sky2->port);
2382 sky2_phy_init(hw, sky2->port);
91c86df5 2383 up(&sky2->phy_sema);
9a7ae0a9
SH		 2384
2385 return 0;
2386}
2387
793b883e 2388static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 2389{
2390 struct sky2_hw *hw = sky2->hw;
2391 unsigned port = sky2->port;
2392 int i;
2393
2394 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 2395 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 2396 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 2397 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 2398
793b883e 2399 for (i = 2; i < count; i++)
cd28ab6a
SH		 2400 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
2401}
2402
cd28ab6a
SH		 2403static void sky2_set_msglevel(struct net_device *netdev, u32 value)
2404{
2405 struct sky2_port *sky2 = netdev_priv(netdev);
2406 sky2->msg_enable = value;
2407}
2408
2409static int sky2_get_stats_count(struct net_device *dev)
2410{
2411 return ARRAY_SIZE(sky2_stats);
2412}
2413
2414static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 2415 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 2416{
2417 struct sky2_port *sky2 = netdev_priv(dev);
2418
793b883e 2419 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 2420}
2421
793b883e 2422static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 2423{
2424 int i;
2425
2426 switch (stringset) {
2427 case ETH_SS_STATS:
2428 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
2429 memcpy(data + i * ETH_GSTRING_LEN,
2430 sky2_stats[i].name, ETH_GSTRING_LEN);
2431 break;
2432 }
2433}
2434
2435/* Use hardware MIB variables for critical path statistics and
2436 * transmit feedback not reported at interrupt.
2437 * Other errors are accounted for in interrupt handler.
2438 */
2439static struct net_device_stats *sky2_get_stats(struct net_device *dev)
2440{
2441 struct sky2_port *sky2 = netdev_priv(dev);
793b883e 2442 u64 data[13];
cd28ab6a 2443
793b883e 2444 sky2_phy_stats(sky2, data, ARRAY_SIZE(data));
cd28ab6a
SH		 2445
2446 sky2->net_stats.tx_bytes = data[0];
2447 sky2->net_stats.rx_bytes = data[1];
2448 sky2->net_stats.tx_packets = data[2] + data[4] + data[6];
2449 sky2->net_stats.rx_packets = data[3] + data[5] + data[7];
2450 sky2->net_stats.multicast = data[5] + data[7];
2451 sky2->net_stats.collisions = data[10];
2452 sky2->net_stats.tx_aborted_errors = data[12];
2453
2454 return &sky2->net_stats;
2455}
2456
2457static int sky2_set_mac_address(struct net_device *dev, void *p)
2458{
2459 struct sky2_port *sky2 = netdev_priv(dev);
2460 struct sockaddr *addr = p;
2461 int err = 0;
2462
2463 if (!is_valid_ether_addr(addr->sa_data))
2464 return -EADDRNOTAVAIL;
2465
2466 sky2_down(dev);
2467 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
793b883e 2468 memcpy_toio(sky2->hw->regs + B2_MAC_1 + sky2->port * 8,
cd28ab6a 2469 dev->dev_addr, ETH_ALEN);
793b883e 2470 memcpy_toio(sky2->hw->regs + B2_MAC_2 + sky2->port * 8,
cd28ab6a
SH		 2471 dev->dev_addr, ETH_ALEN);
2472 if (dev->flags & IFF_UP)
2473 err = sky2_up(dev);
2474 return err;
2475}
2476
2477static void sky2_set_multicast(struct net_device *dev)
2478{
2479 struct sky2_port *sky2 = netdev_priv(dev);
2480 struct sky2_hw *hw = sky2->hw;
2481 unsigned port = sky2->port;
2482 struct dev_mc_list *list = dev->mc_list;
2483 u16 reg;
2484 u8 filter[8];
2485
2486 memset(filter, 0, sizeof(filter));
2487
2488 reg = gma_read16(hw, port, GM_RX_CTRL);
2489 reg |= GM_RXCR_UCF_ENA;
2490
d571b694 2491 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 2492 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
793b883e 2493 else if ((dev->flags & IFF_ALLMULTI) || dev->mc_count > 16) /* all multicast */
cd28ab6a 2494 memset(filter, 0xff, sizeof(filter));
793b883e 2495 else if (dev->mc_count == 0) /* no multicast */
cd28ab6a
SH		 2496 reg &= ~GM_RXCR_MCF_ENA;
2497 else {
2498 int i;
2499 reg |= GM_RXCR_MCF_ENA;
2500
2501 for (i = 0; list && i < dev->mc_count; i++, list = list->next) {
2502 u32 bit = ether_crc(ETH_ALEN, list->dmi_addr) & 0x3f;
793b883e 2503 filter[bit / 8] |= 1 << (bit % 8);
cd28ab6a
SH		 2504 }
2505 }
2506
cd28ab6a 2507 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 2508 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 2509 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 2510 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 2511 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 2512 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 2513 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 2514 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 2515
2516 gma_write16(hw, port, GM_RX_CTRL, reg);
2517}
2518
2519/* Can have one global because blinking is controlled by
2520 * ethtool and that is always under RTNL mutex
2521 */
91c86df5 2522static void sky2_led(struct sky2_hw *hw, unsigned port, int on)
cd28ab6a 2523{
793b883e
SH		 2524 u16 pg;
2525
793b883e
SH		 2526 switch (hw->chip_id) {
2527 case CHIP_ID_YUKON_XL:
2528 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2529 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2530 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
2531 on ? (PHY_M_LEDC_LOS_CTRL(1) |
2532 PHY_M_LEDC_INIT_CTRL(7) |
2533 PHY_M_LEDC_STA1_CTRL(7) |
2534 PHY_M_LEDC_STA0_CTRL(7))
2535 : 0);
2536
2537 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2538 break;
2539
2540 default:
2541 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
cd28ab6a 2542 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
793b883e
SH		 2543 on ? PHY_M_LED_MO_DUP(MO_LED_ON) |
2544 PHY_M_LED_MO_10(MO_LED_ON) |
2545 PHY_M_LED_MO_100(MO_LED_ON) |
cd28ab6a 2546 PHY_M_LED_MO_1000(MO_LED_ON) |
793b883e
SH		 2547 PHY_M_LED_MO_RX(MO_LED_ON)
2548 : PHY_M_LED_MO_DUP(MO_LED_OFF) |
2549 PHY_M_LED_MO_10(MO_LED_OFF) |
2550 PHY_M_LED_MO_100(MO_LED_OFF) |
cd28ab6a
SH		 2551 PHY_M_LED_MO_1000(MO_LED_OFF) |
2552 PHY_M_LED_MO_RX(MO_LED_OFF));
2553
793b883e 2554 }
cd28ab6a
SH		 2555}
2556
2557/* blink LED's for finding board */
2558static int sky2_phys_id(struct net_device *dev, u32 data)
2559{
2560 struct sky2_port *sky2 = netdev_priv(dev);
2561 struct sky2_hw *hw = sky2->hw;
2562 unsigned port = sky2->port;
793b883e 2563 u16 ledctrl, ledover = 0;
cd28ab6a 2564 long ms;
91c86df5 2565 int interrupted;
cd28ab6a
SH		 2566 int onoff = 1;
2567
793b883e 2568 if (!data || data > (u32) (MAX_SCHEDULE_TIMEOUT / HZ))
cd28ab6a
SH		 2569 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT);
2570 else
2571 ms = data * 1000;
2572
2573 /* save initial values */
91c86df5 2574 down(&sky2->phy_sema);
793b883e
SH		 2575 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2576 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2577 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2578 ledctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
2579 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2580 } else {
2581 ledctrl = gm_phy_read(hw, port, PHY_MARV_LED_CTRL);
2582 ledover = gm_phy_read(hw, port, PHY_MARV_LED_OVER);
2583 }
cd28ab6a 2584
91c86df5
SH		 2585 interrupted = 0;
2586 while (!interrupted && ms > 0) {
cd28ab6a
SH		 2587 sky2_led(hw, port, onoff);
2588 onoff = !onoff;
2589
91c86df5
SH		 2590 up(&sky2->phy_sema);
2591 interrupted = msleep_interruptible(250);
2592 down(&sky2->phy_sema);
2593
cd28ab6a
SH		 2594 ms -= 250;
2595 }
2596
2597 /* resume regularly scheduled programming */
793b883e
SH		 2598 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2599 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2600 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2601 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ledctrl);
2602 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2603 } else {
2604 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
2605 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
2606 }
91c86df5 2607 up(&sky2->phy_sema);
cd28ab6a
SH		 2608
2609 return 0;
2610}
2611
2612static void sky2_get_pauseparam(struct net_device *dev,
2613 struct ethtool_pauseparam *ecmd)
2614{
2615 struct sky2_port *sky2 = netdev_priv(dev);
2616
2617 ecmd->tx_pause = sky2->tx_pause;
2618 ecmd->rx_pause = sky2->rx_pause;
2619 ecmd->autoneg = sky2->autoneg;
2620}
2621
2622static int sky2_set_pauseparam(struct net_device *dev,
2623 struct ethtool_pauseparam *ecmd)
2624{
2625 struct sky2_port *sky2 = netdev_priv(dev);
2626 int err = 0;
2627
2628 sky2->autoneg = ecmd->autoneg;
2629 sky2->tx_pause = ecmd->tx_pause != 0;
2630 sky2->rx_pause = ecmd->rx_pause != 0;
2631
2632 if (netif_running(dev)) {
2633 sky2_down(dev);
2634 err = sky2_up(dev);
2635 }
2636
2637 return err;
2638}
2639
2640#ifdef CONFIG_PM
2641static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2642{
2643 struct sky2_port *sky2 = netdev_priv(dev);
2644
2645 wol->supported = WAKE_MAGIC;
2646 wol->wolopts = sky2->wol ? WAKE_MAGIC : 0;
2647}
2648
2649static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
2650{
2651 struct sky2_port *sky2 = netdev_priv(dev);
2652 struct sky2_hw *hw = sky2->hw;
2653
2654 if (wol->wolopts != WAKE_MAGIC && wol->wolopts != 0)
2655 return -EOPNOTSUPP;
2656
2657 sky2->wol = wol->wolopts == WAKE_MAGIC;
2658
2659 if (sky2->wol) {
2660 memcpy_toio(hw->regs + WOL_MAC_ADDR, dev->dev_addr, ETH_ALEN);
2661
2662 sky2_write16(hw, WOL_CTRL_STAT,
2663 WOL_CTL_ENA_PME_ON_MAGIC_PKT |
2664 WOL_CTL_ENA_MAGIC_PKT_UNIT);
2665 } else
2666 sky2_write16(hw, WOL_CTRL_STAT, WOL_CTL_DEFAULT);
2667
2668 return 0;
2669}
2670#endif
2671
fb17358f
SH		 2672static int sky2_get_coalesce(struct net_device *dev,
2673 struct ethtool_coalesce *ecmd)
2674{
2675 struct sky2_port *sky2 = netdev_priv(dev);
2676 struct sky2_hw *hw = sky2->hw;
2677
2678 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
2679 ecmd->tx_coalesce_usecs = 0;
2680 else {
2681 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
2682 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
2683 }
2684 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
2685
2686 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
2687 ecmd->rx_coalesce_usecs = 0;
2688 else {
2689 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
2690 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
2691 }
2692 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
2693
2694 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
2695 ecmd->rx_coalesce_usecs_irq = 0;
2696 else {
2697 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
2698 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
2699 }
2700
2701 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
2702
2703 return 0;
2704}
2705
2706/* Note: this affect both ports */
2707static int sky2_set_coalesce(struct net_device *dev,
2708 struct ethtool_coalesce *ecmd)
2709{
2710 struct sky2_port *sky2 = netdev_priv(dev);
2711 struct sky2_hw *hw = sky2->hw;
2712 const u32 tmin = sky2_clk2us(hw, 1);
2713 const u32 tmax = 5000;
2714
2715 if (ecmd->tx_coalesce_usecs != 0 &&
2716 (ecmd->tx_coalesce_usecs < tmin || ecmd->tx_coalesce_usecs > tmax))
2717 return -EINVAL;
2718
2719 if (ecmd->rx_coalesce_usecs != 0 &&
2720 (ecmd->rx_coalesce_usecs < tmin || ecmd->rx_coalesce_usecs > tmax))
2721 return -EINVAL;
2722
2723 if (ecmd->rx_coalesce_usecs_irq != 0 &&
2724 (ecmd->rx_coalesce_usecs_irq < tmin || ecmd->rx_coalesce_usecs_irq > tmax))
2725 return -EINVAL;
2726
2727 if (ecmd->tx_max_coalesced_frames > 0xffff)
2728 return -EINVAL;
2729 if (ecmd->rx_max_coalesced_frames > 0xff)
2730 return -EINVAL;
2731 if (ecmd->rx_max_coalesced_frames_irq > 0xff)
2732 return -EINVAL;
2733
2734 if (ecmd->tx_coalesce_usecs == 0)
2735 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
2736 else {
2737 sky2_write32(hw, STAT_TX_TIMER_INI,
2738 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
2739 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2740 }
2741 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
2742
2743 if (ecmd->rx_coalesce_usecs == 0)
2744 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
2745 else {
2746 sky2_write32(hw, STAT_LEV_TIMER_INI,
2747 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
2748 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2749 }
2750 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
2751
2752 if (ecmd->rx_coalesce_usecs_irq == 0)
2753 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
2754 else {
2755 sky2_write32(hw, STAT_TX_TIMER_INI,
2756 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
2757 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2758 }
2759 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
2760 return 0;
2761}
2762
793b883e
SH		 2763static void sky2_get_ringparam(struct net_device *dev,
2764 struct ethtool_ringparam *ering)
2765{
2766 struct sky2_port *sky2 = netdev_priv(dev);
2767
2768 ering->rx_max_pending = RX_MAX_PENDING;
2769 ering->rx_mini_max_pending = 0;
2770 ering->rx_jumbo_max_pending = 0;
2771 ering->tx_max_pending = TX_RING_SIZE - 1;
2772
2773 ering->rx_pending = sky2->rx_pending;
2774 ering->rx_mini_pending = 0;
2775 ering->rx_jumbo_pending = 0;
2776 ering->tx_pending = sky2->tx_pending;
2777}
2778
2779static int sky2_set_ringparam(struct net_device *dev,
2780 struct ethtool_ringparam *ering)
2781{
2782 struct sky2_port *sky2 = netdev_priv(dev);
2783 int err = 0;
2784
2785 if (ering->rx_pending > RX_MAX_PENDING ||
2786 ering->rx_pending < 8 ||
2787 ering->tx_pending < MAX_SKB_TX_LE ||
2788 ering->tx_pending > TX_RING_SIZE - 1)
2789 return -EINVAL;
2790
2791 if (netif_running(dev))
2792 sky2_down(dev);
2793
2794 sky2->rx_pending = ering->rx_pending;
2795 sky2->tx_pending = ering->tx_pending;
2796
2797 if (netif_running(dev))
2798 err = sky2_up(dev);
2799
2800 return err;
2801}
2802
793b883e
SH		 2803static int sky2_get_regs_len(struct net_device *dev)
2804{
6e4cbb34 2805 return 0x4000;
793b883e
SH		 2806}
2807
2808/*
2809 * Returns copy of control register region
6e4cbb34 2810 * Note: access to the RAM address register set will cause timeouts.
793b883e
SH		 2811 */
2812static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
2813 void *p)
2814{
2815 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 2816 const void __iomem *io = sky2->hw->regs;
793b883e 2817
6e4cbb34 2818 BUG_ON(regs->len < B3_RI_WTO_R1);
793b883e 2819 regs->version = 1;
6e4cbb34 2820 memset(p, 0, regs->len);
793b883e 2821
6e4cbb34
SH		 2822 memcpy_fromio(p, io, B3_RAM_ADDR);
2823
2824 memcpy_fromio(p + B3_RI_WTO_R1,
2825 io + B3_RI_WTO_R1,
2826 regs->len - B3_RI_WTO_R1);
793b883e 2827}
cd28ab6a
SH		 2828
2829static struct ethtool_ops sky2_ethtool_ops = {
793b883e
SH		 2830 .get_settings = sky2_get_settings,
2831 .set_settings = sky2_set_settings,
2832 .get_drvinfo = sky2_get_drvinfo,
2833 .get_msglevel = sky2_get_msglevel,
2834 .set_msglevel = sky2_set_msglevel,
9a7ae0a9 2835 .nway_reset = sky2_nway_reset,
793b883e
SH		 2836 .get_regs_len = sky2_get_regs_len,
2837 .get_regs = sky2_get_regs,
2838 .get_link = ethtool_op_get_link,
2839 .get_sg = ethtool_op_get_sg,
2840 .set_sg = ethtool_op_set_sg,
2841 .get_tx_csum = ethtool_op_get_tx_csum,
2842 .set_tx_csum = ethtool_op_set_tx_csum,
2843 .get_tso = ethtool_op_get_tso,
2844 .set_tso = ethtool_op_set_tso,
2845 .get_rx_csum = sky2_get_rx_csum,
2846 .set_rx_csum = sky2_set_rx_csum,
2847 .get_strings = sky2_get_strings,
fb17358f
SH		 2848 .get_coalesce = sky2_get_coalesce,
2849 .set_coalesce = sky2_set_coalesce,
793b883e
SH		 2850 .get_ringparam = sky2_get_ringparam,
2851 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 2852 .get_pauseparam = sky2_get_pauseparam,
2853 .set_pauseparam = sky2_set_pauseparam,
2854#ifdef CONFIG_PM
793b883e
SH		 2855 .get_wol = sky2_get_wol,
2856 .set_wol = sky2_set_wol,
cd28ab6a 2857#endif
793b883e 2858 .phys_id = sky2_phys_id,
cd28ab6a
SH		 2859 .get_stats_count = sky2_get_stats_count,
2860 .get_ethtool_stats = sky2_get_ethtool_stats,
2995bfb7 2861 .get_perm_addr = ethtool_op_get_perm_addr,
cd28ab6a
SH		 2862};
2863
2864/* Initialize network device */
2865static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
2866 unsigned port, int highmem)
2867{
2868 struct sky2_port *sky2;
2869 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
2870
2871 if (!dev) {
2872 printk(KERN_ERR "sky2 etherdev alloc failed");
2873 return NULL;
2874 }
2875
2876 SET_MODULE_OWNER(dev);
2877 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 2878 dev->irq = hw->pdev->irq;
cd28ab6a
SH		 2879 dev->open = sky2_up;
2880 dev->stop = sky2_down;
ef743d33 2881 dev->do_ioctl = sky2_ioctl;
cd28ab6a
SH		 2882 dev->hard_start_xmit = sky2_xmit_frame;
2883 dev->get_stats = sky2_get_stats;
2884 dev->set_multicast_list = sky2_set_multicast;
2885 dev->set_mac_address = sky2_set_mac_address;
2886 dev->change_mtu = sky2_change_mtu;
2887 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
2888 dev->tx_timeout = sky2_tx_timeout;
2889 dev->watchdog_timeo = TX_WATCHDOG;
2890 if (port == 0)
2891 dev->poll = sky2_poll;
2892 dev->weight = NAPI_WEIGHT;
2893#ifdef CONFIG_NET_POLL_CONTROLLER
2894 dev->poll_controller = sky2_netpoll;
2895#endif
cd28ab6a
SH		 2896
2897 sky2 = netdev_priv(dev);
2898 sky2->netdev = dev;
2899 sky2->hw = hw;
2900 sky2->msg_enable = netif_msg_init(debug, default_msg);
2901
2902 spin_lock_init(&sky2->tx_lock);
2903 /* Auto speed and flow control */
2904 sky2->autoneg = AUTONEG_ENABLE;
2905 sky2->tx_pause = 0;
2906 sky2->rx_pause = 1;
2907 sky2->duplex = -1;
2908 sky2->speed = -1;
2909 sky2->advertising = sky2_supported_modes(hw);
2910 sky2->rx_csum = 1;
91c86df5
SH		 2911 INIT_WORK(&sky2->phy_task, sky2_phy_task, sky2);
2912 init_MUTEX(&sky2->phy_sema);
793b883e
SH		 2913 sky2->tx_pending = TX_DEF_PENDING;
2914 sky2->rx_pending = is_ec_a1(hw) ? 8 : RX_DEF_PENDING;
734d1868 2915 sky2->rx_bufsize = sky2_buf_size(ETH_DATA_LEN);
cd28ab6a
SH		 2916
2917 hw->dev[port] = dev;
2918
2919 sky2->port = port;
2920
5a5b1ea0
SH		 2921 dev->features |= NETIF_F_LLTX;
2922 if (hw->chip_id != CHIP_ID_YUKON_EC_U)
2923 dev->features |= NETIF_F_TSO;
cd28ab6a
SH		 2924 if (highmem)
2925 dev->features |= NETIF_F_HIGHDMA;
793b883e 2926 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a 2927
d1f13708
SH		 2928#ifdef SKY2_VLAN_TAG_USED
2929 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
2930 dev->vlan_rx_register = sky2_vlan_rx_register;
2931 dev->vlan_rx_kill_vid = sky2_vlan_rx_kill_vid;
2932#endif
2933
cd28ab6a 2934 /* read the mac address */
793b883e 2935 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 2936 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a
SH		 2937
2938 /* device is off until link detection */
2939 netif_carrier_off(dev);
2940 netif_stop_queue(dev);
2941
2942 return dev;
2943}
2944
2945static inline void sky2_show_addr(struct net_device *dev)
2946{
2947 const struct sky2_port *sky2 = netdev_priv(dev);
2948
2949 if (netif_msg_probe(sky2))
2950 printk(KERN_INFO PFX "%s: addr %02x:%02x:%02x:%02x:%02x:%02x\n",
2951 dev->name,
2952 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
2953 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
2954}
2955
2956static int __devinit sky2_probe(struct pci_dev *pdev,
2957 const struct pci_device_id *ent)
2958{
793b883e 2959 struct net_device *dev, *dev1 = NULL;
cd28ab6a 2960 struct sky2_hw *hw;
5afa0a9c 2961 int err, pm_cap, using_dac = 0;
cd28ab6a 2962
793b883e
SH		 2963 err = pci_enable_device(pdev);
2964 if (err) {
cd28ab6a
SH		 2965 printk(KERN_ERR PFX "%s cannot enable PCI device\n",
2966 pci_name(pdev));
2967 goto err_out;
2968 }
2969
793b883e
SH		 2970 err = pci_request_regions(pdev, DRV_NAME);
2971 if (err) {
cd28ab6a
SH		 2972 printk(KERN_ERR PFX "%s cannot obtain PCI resources\n",
2973 pci_name(pdev));
793b883e 2974 goto err_out;
cd28ab6a
SH		 2975 }
2976
2977 pci_set_master(pdev);
2978
5afa0a9c
SH		 2979 /* Find power-management capability. */
2980 pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
2981 if (pm_cap == 0) {
2982 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
2983 "aborting.\n");
2984 err = -EIO;
2985 goto err_out_free_regions;
2986 }
2987
cd28ab6a
SH		 2988 if (sizeof(dma_addr_t) > sizeof(u32)) {
2989 err = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
2990 if (!err)
2991 using_dac = 1;
2992 }
2993
2994 if (!using_dac) {
2995 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
2996 if (err) {
2997 printk(KERN_ERR PFX "%s no usable DMA configuration\n",
2998 pci_name(pdev));
2999 goto err_out_free_regions;
3000 }
3001 }
cd28ab6a 3002#ifdef __BIG_ENDIAN
d571b694 3003 /* byte swap descriptors in hardware */
cd28ab6a
SH		 3004 {
3005 u32 reg;
3006
3007 pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
3008 reg |= PCI_REV_DESC;
3009 pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
3010 }
3011#endif
3012
3013 err = -ENOMEM;
3014 hw = kmalloc(sizeof(*hw), GFP_KERNEL);
3015 if (!hw) {
3016 printk(KERN_ERR PFX "%s: cannot allocate hardware struct\n",
3017 pci_name(pdev));
3018 goto err_out_free_regions;
3019 }
3020
3021 memset(hw, 0, sizeof(*hw));
3022 hw->pdev = pdev;
cd28ab6a
SH		 3023
3024 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3025 if (!hw->regs) {
3026 printk(KERN_ERR PFX "%s: cannot map device registers\n",
3027 pci_name(pdev));
3028 goto err_out_free_hw;
3029 }
5afa0a9c 3030 hw->pm_cap = pm_cap;
cd28ab6a 3031
cd28ab6a
SH		 3032 err = sky2_reset(hw);
3033 if (err)
793b883e 3034 goto err_out_iounmap;
cd28ab6a 3035
5f4f9dc1
SH		 3036 printk(KERN_INFO PFX "v%s addr 0x%lx irq %d Yukon-%s (0x%x) rev %d\n",
3037 DRV_VERSION, pci_resource_start(pdev, 0), pdev->irq,
92f965e8 3038 yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
793b883e 3039 hw->chip_id, hw->chip_rev);
cd28ab6a 3040
793b883e
SH		 3041 dev = sky2_init_netdev(hw, 0, using_dac);
3042 if (!dev)
cd28ab6a
SH		 3043 goto err_out_free_pci;
3044
793b883e
SH		 3045 err = register_netdev(dev);
3046 if (err) {
cd28ab6a
SH		 3047 printk(KERN_ERR PFX "%s: cannot register net device\n",
3048 pci_name(pdev));
3049 goto err_out_free_netdev;
3050 }
3051
3052 sky2_show_addr(dev);
3053
3054 if (hw->ports > 1 && (dev1 = sky2_init_netdev(hw, 1, using_dac))) {
3055 if (register_netdev(dev1) == 0)
3056 sky2_show_addr(dev1);
3057 else {
3058 /* Failure to register second port need not be fatal */
793b883e
SH		 3059 printk(KERN_WARNING PFX
3060 "register of second port failed\n");
cd28ab6a
SH		 3061 hw->dev[1] = NULL;
3062 free_netdev(dev1);
3063 }
3064 }
3065
793b883e
SH		 3066 err = request_irq(pdev->irq, sky2_intr, SA_SHIRQ, DRV_NAME, hw);
3067 if (err) {
3068 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3069 pci_name(pdev), pdev->irq);
3070 goto err_out_unregister;
3071 }
3072
3073 hw->intr_mask = Y2_IS_BASE;
3074 sky2_write32(hw, B0_IMSK, hw->intr_mask);
3075
3076 pci_set_drvdata(pdev, hw);
3077
cd28ab6a
SH		 3078 return 0;
3079
793b883e
SH		 3080err_out_unregister:
3081 if (dev1) {
3082 unregister_netdev(dev1);
3083 free_netdev(dev1);
3084 }
3085 unregister_netdev(dev);
cd28ab6a
SH		 3086err_out_free_netdev:
3087 free_netdev(dev);
cd28ab6a 3088err_out_free_pci:
793b883e 3089 sky2_write8(hw, B0_CTST, CS_RST_SET);
cd28ab6a
SH		 3090 pci_free_consistent(hw->pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
3091err_out_iounmap:
3092 iounmap(hw->regs);
3093err_out_free_hw:
3094 kfree(hw);
3095err_out_free_regions:
3096 pci_release_regions(pdev);
cd28ab6a 3097 pci_disable_device(pdev);
cd28ab6a
SH		 3098err_out:
3099 return err;
3100}
3101
3102static void __devexit sky2_remove(struct pci_dev *pdev)
3103{
793b883e 3104 struct sky2_hw *hw = pci_get_drvdata(pdev);
cd28ab6a
SH		 3105 struct net_device *dev0, *dev1;
3106
793b883e 3107 if (!hw)
cd28ab6a
SH		 3108 return;
3109
cd28ab6a 3110 dev0 = hw->dev[0];
793b883e
SH		 3111 dev1 = hw->dev[1];
3112 if (dev1)
3113 unregister_netdev(dev1);
cd28ab6a
SH		 3114 unregister_netdev(dev0);
3115
793b883e 3116 sky2_write32(hw, B0_IMSK, 0);
5afa0a9c 3117 sky2_set_power_state(hw, PCI_D3hot);
cd28ab6a 3118 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 3119 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 3120 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 3121
3122 free_irq(pdev->irq, hw);
793b883e 3123 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 3124 pci_release_regions(pdev);
3125 pci_disable_device(pdev);
793b883e 3126
cd28ab6a
SH		 3127 if (dev1)
3128 free_netdev(dev1);
3129 free_netdev(dev0);
3130 iounmap(hw->regs);
3131 kfree(hw);
5afa0a9c 3132
cd28ab6a
SH		 3133 pci_set_drvdata(pdev, NULL);
3134}
3135
3136#ifdef CONFIG_PM
3137static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
3138{
793b883e 3139 struct sky2_hw *hw = pci_get_drvdata(pdev);
5afa0a9c 3140 int i;
cd28ab6a
SH		 3141
3142 for (i = 0; i < 2; i++) {
3143 struct net_device *dev = hw->dev[i];
3144
3145 if (dev) {
5afa0a9c
SH		 3146 if (!netif_running(dev))
3147 continue;
3148
3149 sky2_down(dev);
cd28ab6a 3150 netif_device_detach(dev);
cd28ab6a
SH		 3151 }
3152 }
3153
5afa0a9c 3154 return sky2_set_power_state(hw, pci_choose_state(pdev, state));
cd28ab6a
SH		 3155}
3156
3157static int sky2_resume(struct pci_dev *pdev)
3158{
793b883e 3159 struct sky2_hw *hw = pci_get_drvdata(pdev);
cd28ab6a
SH		 3160 int i;
3161
cd28ab6a
SH		 3162 pci_restore_state(pdev);
3163 pci_enable_wake(pdev, PCI_D0, 0);
5afa0a9c 3164 sky2_set_power_state(hw, PCI_D0);
cd28ab6a
SH		 3165
3166 sky2_reset(hw);
3167
3168 for (i = 0; i < 2; i++) {
3169 struct net_device *dev = hw->dev[i];
3170 if (dev) {
5afa0a9c
SH		 3171 if (netif_running(dev)) {
3172 netif_device_attach(dev);
cd28ab6a 3173 sky2_up(dev);
5afa0a9c 3174 }
cd28ab6a
SH		 3175 }
3176 }
3177 return 0;
3178}
3179#endif
3180
3181static struct pci_driver sky2_driver = {
793b883e
SH		 3182 .name = DRV_NAME,
3183 .id_table = sky2_id_table,
3184 .probe = sky2_probe,
3185 .remove = __devexit_p(sky2_remove),
cd28ab6a 3186#ifdef CONFIG_PM
793b883e
SH		 3187 .suspend = sky2_suspend,
3188 .resume = sky2_resume,
cd28ab6a
SH		 3189#endif
3190};
3191
3192static int __init sky2_init_module(void)
3193{
50241c4c 3194 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 3195}
3196
3197static void __exit sky2_cleanup_module(void)
3198{
3199 pci_unregister_driver(&sky2_driver);
3200}
3201
3202module_init(sky2_init_module);
3203module_exit(sky2_cleanup_module);
3204
3205MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
3206MODULE_AUTHOR("Stephen Hemminger <shemminger@osdl.org>");
3207MODULE_LICENSE("GPL");
5f4f9dc1 3208MODULE_VERSION(DRV_VERSION);
kernel source for telekom puls (alcatel/mediatek)