projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
sky2: no recycling
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
798b6b19 13 * the Free Software Foundation; either version 2 of the License.
cd28ab6a
SH		 14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
793b883e 25#include <linux/crc32.h>
cd28ab6a 26#include <linux/kernel.h>
cd28ab6a
SH		 27#include <linux/module.h>
28#include <linux/netdevice.h>
d0bbccfa 29#include <linux/dma-mapping.h>
cd28ab6a
SH		 30#include <linux/etherdevice.h>
31#include <linux/ethtool.h>
32#include <linux/pci.h>
33#include <linux/ip.h>
c9bdd4b5 34#include <net/ip.h>
cd28ab6a
SH		 35#include <linux/tcp.h>
36#include <linux/in.h>
37#include <linux/delay.h>
91c86df5 38#include <linux/workqueue.h>
d1f13708 39#include <linux/if_vlan.h>
d70cd51a 40#include <linux/prefetch.h>
3cf26753 41#include <linux/debugfs.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708
SH		 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
deeb16dc 53#define DRV_VERSION "1.24"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
14d0263f 59 * similar to Tigon3.
cd28ab6a
SH		 60 */
61
14d0263f 62#define RX_LE_SIZE 1024
cd28ab6a 63#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
14d0263f 64#define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
13210ce5 65#define RX_DEF_PENDING RX_MAX_PENDING
793b883e 66
ee5f68fe
SH		 67/* This is the worst case number of transmit list elements for a single skb:
68 VLAN + TSO + CKSUM + Data + skb_frags * DMA */
69#define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
e9c1be80 70#define TX_MIN_PENDING (MAX_SKB_TX_LE+1)
ee5f68fe
SH		 71#define TX_MAX_PENDING 4096
72#define TX_DEF_PENDING 127
cd28ab6a 73
793b883e 74#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a 75#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
cd28ab6a
SH		 76#define TX_WATCHDOG (5 * HZ)
77#define NAPI_WEIGHT 64
78#define PHY_RETRIES 1000
79
f4331a6d
SH		 80#define SKY2_EEPROM_MAGIC 0x9955aabb
81
82
cb5d9547
SH		 83#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
84
cd28ab6a 85static const u32 default_msg =
793b883e
SH		 86 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
87 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 88 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 89
793b883e 90static int debug = -1; /* defaults above */
cd28ab6a
SH		 91module_param(debug, int, 0);
92MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
93
14d0263f 94static int copybreak __read_mostly = 128;
bdb5c58e
SH		 95module_param(copybreak, int, 0);
96MODULE_PARM_DESC(copybreak, "Receive copy threshold");
97
fb2690a9
SH		 98static int disable_msi = 0;
99module_param(disable_msi, int, 0);
100MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
101
e6cac9ba 102static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
e5b74c7d
SH		 103 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
2d2a3871 105 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
2f4a66ad 106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
508f89e7 107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
f1a0b6f5 108 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
e5b74c7d
SH		 109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
05745c4a 121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
a3b4fced 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
e5b74c7d 123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
5a37a68d 124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
05745c4a 125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
e5b74c7d
SH		 126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
05745c4a 131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
e5b74c7d
SH		 132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
f1a0b6f5
SH		 135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
69161611 137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
5a37a68d 138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
ed4d4161
SH		 139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
140 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
0ce8b98d 141 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
cd28ab6a
SH		 142 { 0 }
143};
793b883e 144
cd28ab6a
SH		 145MODULE_DEVICE_TABLE(pci, sky2_id_table);
146
147/* Avoid conditionals by using array */
148static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
149static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 150static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 151
d1b139c0
SH		 152static void sky2_set_multicast(struct net_device *dev);
153
af043aa5 154/* Access to PHY via serial interconnect */
ef743d33 155static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 156{
157 int i;
158
159 gma_write16(hw, port, GM_SMI_DATA, val);
160 gma_write16(hw, port, GM_SMI_CTRL,
161 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
162
163 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 164 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
165 if (ctrl == 0xffff)
166 goto io_error;
167
168 if (!(ctrl & GM_SMI_CT_BUSY))
ef743d33 169 return 0;
af043aa5
SH		 170
171 udelay(10);
cd28ab6a 172 }
ef743d33 173
af043aa5 174 dev_warn(&hw->pdev->dev,"%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 175 return -ETIMEDOUT;
af043aa5
SH		 176
177io_error:
178 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
179 return -EIO;
cd28ab6a
SH		 180}
181
ef743d33 182static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 183{
184 int i;
185
793b883e 186 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 187 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
188
189 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 190 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
191 if (ctrl == 0xffff)
192 goto io_error;
193
194 if (ctrl & GM_SMI_CT_RD_VAL) {
ef743d33
SH		 195 *val = gma_read16(hw, port, GM_SMI_DATA);
196 return 0;
197 }
198
af043aa5 199 udelay(10);
cd28ab6a
SH		 200 }
201
af043aa5 202 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
ef743d33 203 return -ETIMEDOUT;
af043aa5
SH		 204io_error:
205 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
206 return -EIO;
ef743d33
SH		 207}
208
af043aa5 209static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
ef743d33
SH		 210{
211 u16 v;
af043aa5 212 __gm_phy_read(hw, port, reg, &v);
ef743d33 213 return v;
cd28ab6a
SH		 214}
215
5afa0a9c 216
ae306cca
SH		 217static void sky2_power_on(struct sky2_hw *hw)
218{
219 /* switch power to VCC (WA for VAUX problem) */
220 sky2_write8(hw, B0_POWER_CTRL,
221 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
5afa0a9c 222
ae306cca
SH		 223 /* disable Core Clock Division, */
224 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
d3bcfbeb 225
ae306cca
SH		 226 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
227 /* enable bits are inverted */
228 sky2_write8(hw, B2_Y2_CLK_GATE,
229 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
230 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
231 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
232 else
233 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
977bdf06 234
ea76e635 235 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
fc99fe06 236 u32 reg;
5afa0a9c 237
b32f40c4 238 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
b2345773 239
b32f40c4 240 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
fc99fe06
SH		 241 /* set all bits to 0 except bits 15..12 and 8 */
242 reg &= P_ASPM_CONTROL_MSK;
b32f40c4 243 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
fc99fe06 244
b32f40c4 245 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
fc99fe06
SH		 246 /* set all bits to 0 except bits 28 & 27 */
247 reg &= P_CTL_TIM_VMAIN_AV_MSK;
b32f40c4 248 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
fc99fe06 249
b32f40c4 250 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
8f70920f
SH		 251
252 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
253 reg = sky2_read32(hw, B2_GP_IO);
254 reg |= GLB_GPIO_STAT_RACE_DIS;
255 sky2_write32(hw, B2_GP_IO, reg);
b2345773
SH		 256
257 sky2_read32(hw, B2_GP_IO);
5afa0a9c 258 }
ae306cca 259}
5afa0a9c 260
ae306cca
SH		 261static void sky2_power_aux(struct sky2_hw *hw)
262{
263 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
264 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
265 else
266 /* enable bits are inverted */
267 sky2_write8(hw, B2_Y2_CLK_GATE,
268 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
269 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
270 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
271
272 /* switch power to VAUX */
273 if (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL)
274 sky2_write8(hw, B0_POWER_CTRL,
275 (PC_VAUX_ENA | PC_VCC_ENA |
276 PC_VAUX_ON | PC_VCC_OFF));
5afa0a9c
SH		 277}
278
d3bcfbeb 279static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
cd28ab6a
SH		 280{
281 u16 reg;
282
283 /* disable all GMAC IRQ's */
284 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
793b883e 285
cd28ab6a
SH		 286 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
287 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
288 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
289 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
290
291 reg = gma_read16(hw, port, GM_RX_CTRL);
292 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
293 gma_write16(hw, port, GM_RX_CTRL, reg);
294}
295
16ad91e1
SH		 296/* flow control to advertise bits */
297static const u16 copper_fc_adv[] = {
298 [FC_NONE] = 0,
299 [FC_TX] = PHY_M_AN_ASP,
300 [FC_RX] = PHY_M_AN_PC,
301 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
302};
303
304/* flow control to advertise bits when using 1000BaseX */
305static const u16 fiber_fc_adv[] = {
df3fe1f3 306 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
16ad91e1
SH		 307 [FC_TX] = PHY_M_P_ASYM_MD_X,
308 [FC_RX] = PHY_M_P_SYM_MD_X,
df3fe1f3 309 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
16ad91e1
SH		 310};
311
312/* flow control to GMA disable bits */
313static const u16 gm_fc_disable[] = {
314 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
315 [FC_TX] = GM_GPCR_FC_RX_DIS,
316 [FC_RX] = GM_GPCR_FC_TX_DIS,
317 [FC_BOTH] = 0,
318};
319
320
cd28ab6a
SH		 321static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
322{
323 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
2eaba1a2 324 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
cd28ab6a 325
0ea065e5 326 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
ea76e635 327 !(hw->flags & SKY2_HW_NEWER_PHY)) {
cd28ab6a
SH		 328 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
329
330 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 331 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 332 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
333
53419c68 334 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
cd28ab6a 335 if (hw->chip_id == CHIP_ID_YUKON_EC)
53419c68 336 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 337 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
338 else
53419c68
SH		 339 /* set master & slave downshift counter to 1x */
340 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
cd28ab6a
SH		 341
342 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
343 }
344
345 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
b89165f2 346 if (sky2_is_copper(hw)) {
05745c4a 347 if (!(hw->flags & SKY2_HW_GIGABIT)) {
cd28ab6a
SH		 348 /* enable automatic crossover */
349 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
6d3105d5
SH		 350
351 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
352 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
353 u16 spec;
354
355 /* Enable Class A driver for FE+ A0 */
356 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
357 spec |= PHY_M_FESC_SEL_CL_A;
358 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
359 }
cd28ab6a
SH		 360 } else {
361 /* disable energy detect */
362 ctrl &= ~PHY_M_PC_EN_DET_MSK;
363
364 /* enable automatic crossover */
365 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
366
53419c68 367 /* downshift on PHY 88E1112 and 88E1149 is changed */
0ea065e5 368 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED)
ea76e635 369 && (hw->flags & SKY2_HW_NEWER_PHY)) {
53419c68 370 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 371 ctrl &= ~PHY_M_PC_DSC_MSK;
372 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
373 }
374 }
cd28ab6a
SH		 375 } else {
376 /* workaround for deviation #4.88 (CRC errors) */
377 /* disable Automatic Crossover */
378
379 ctrl &= ~PHY_M_PC_MDIX_MSK;
b89165f2 380 }
cd28ab6a 381
b89165f2
SH		 382 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
383
384 /* special setup for PHY 88E1112 Fiber */
ea76e635 385 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
b89165f2 386 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a 387
b89165f2
SH		 388 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
389 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
390 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
391 ctrl &= ~PHY_M_MAC_MD_MSK;
392 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
393 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
394
395 if (hw->pmd_type == 'P') {
cd28ab6a
SH		 396 /* select page 1 to access Fiber registers */
397 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
b89165f2
SH		 398
399 /* for SFP-module set SIGDET polarity to low */
400 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
401 ctrl |= PHY_M_FIB_SIGD_POL;
34dd962b 402 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
cd28ab6a 403 }
b89165f2
SH		 404
405 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 406 }
407
7800fddc 408 ctrl = PHY_CT_RESET;
cd28ab6a
SH		 409 ct1000 = 0;
410 adv = PHY_AN_CSMA;
2eaba1a2 411 reg = 0;
cd28ab6a 412
0ea065e5 413 if (sky2->flags & SKY2_FLAG_AUTO_SPEED) {
b89165f2 414 if (sky2_is_copper(hw)) {
cd28ab6a
SH		 415 if (sky2->advertising & ADVERTISED_1000baseT_Full)
416 ct1000 |= PHY_M_1000C_AFD;
417 if (sky2->advertising & ADVERTISED_1000baseT_Half)
418 ct1000 |= PHY_M_1000C_AHD;
419 if (sky2->advertising & ADVERTISED_100baseT_Full)
420 adv |= PHY_M_AN_100_FD;
421 if (sky2->advertising & ADVERTISED_100baseT_Half)
422 adv |= PHY_M_AN_100_HD;
423 if (sky2->advertising & ADVERTISED_10baseT_Full)
424 adv |= PHY_M_AN_10_FD;
425 if (sky2->advertising & ADVERTISED_10baseT_Half)
426 adv |= PHY_M_AN_10_HD;
709c6e7b 427
b89165f2
SH		 428 } else { /* special defines for FIBER (88E1040S only) */
429 if (sky2->advertising & ADVERTISED_1000baseT_Full)
430 adv |= PHY_M_AN_1000X_AFD;
431 if (sky2->advertising & ADVERTISED_1000baseT_Half)
432 adv |= PHY_M_AN_1000X_AHD;
709c6e7b 433 }
cd28ab6a
SH		 434
435 /* Restart Auto-negotiation */
436 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
437 } else {
438 /* forced speed/duplex settings */
439 ct1000 = PHY_M_1000C_MSE;
440
0ea065e5
SH		 441 /* Disable auto update for duplex flow control and duplex */
442 reg |= GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_SPD_DIS;
cd28ab6a
SH		 443
444 switch (sky2->speed) {
445 case SPEED_1000:
446 ctrl |= PHY_CT_SP1000;
2eaba1a2 447 reg |= GM_GPCR_SPEED_1000;
cd28ab6a
SH		 448 break;
449 case SPEED_100:
450 ctrl |= PHY_CT_SP100;
2eaba1a2 451 reg |= GM_GPCR_SPEED_100;
cd28ab6a
SH		 452 break;
453 }
454
2eaba1a2
SH		 455 if (sky2->duplex == DUPLEX_FULL) {
456 reg |= GM_GPCR_DUP_FULL;
457 ctrl |= PHY_CT_DUP_MD;
16ad91e1
SH		 458 } else if (sky2->speed < SPEED_1000)
459 sky2->flow_mode = FC_NONE;
0ea065e5 460 }
2eaba1a2 461
0ea065e5
SH		 462 if (sky2->flags & SKY2_FLAG_AUTO_PAUSE) {
463 if (sky2_is_copper(hw))
464 adv |= copper_fc_adv[sky2->flow_mode];
465 else
466 adv |= fiber_fc_adv[sky2->flow_mode];
467 } else {
468 reg |= GM_GPCR_AU_FCT_DIS;
16ad91e1 469 reg |= gm_fc_disable[sky2->flow_mode];
2eaba1a2
SH		 470
471 /* Forward pause packets to GMAC? */
16ad91e1 472 if (sky2->flow_mode & FC_RX)
2eaba1a2
SH		 473 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
474 else
475 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
cd28ab6a
SH		 476 }
477
2eaba1a2
SH		 478 gma_write16(hw, port, GM_GP_CTRL, reg);
479
05745c4a 480 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a
SH		 481 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
482
483 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
484 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
485
486 /* Setup Phy LED's */
487 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
488 ledover = 0;
489
490 switch (hw->chip_id) {
491 case CHIP_ID_YUKON_FE:
492 /* on 88E3082 these bits are at 11..9 (shifted left) */
493 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
494
495 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
496
497 /* delete ACT LED control bits */
498 ctrl &= ~PHY_M_FELP_LED1_MSK;
499 /* change ACT LED control to blink mode */
500 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
501 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
502 break;
503
05745c4a
SH		 504 case CHIP_ID_YUKON_FE_P:
505 /* Enable Link Partner Next Page */
506 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
507 ctrl |= PHY_M_PC_ENA_LIP_NP;
508
509 /* disable Energy Detect and enable scrambler */
510 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
511 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
512
513 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
514 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
515 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
516 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
517
518 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
519 break;
520
cd28ab6a 521 case CHIP_ID_YUKON_XL:
793b883e 522 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 523
524 /* select page 3 to access LED control register */
525 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
526
527 /* set LED Function Control register */
ed6d32c7
SH		 528 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
529 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
530 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
531 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
532 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 533
534 /* set Polarity Control register */
535 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 536 (PHY_M_POLC_LS1_P_MIX(4) |
537 PHY_M_POLC_IS0_P_MIX(4) |
538 PHY_M_POLC_LOS_CTRL(2) |
539 PHY_M_POLC_INIT_CTRL(2) |
540 PHY_M_POLC_STA1_CTRL(2) |
541 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 542
543 /* restore page register */
793b883e 544 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 545 break;
93745494 546
ed6d32c7 547 case CHIP_ID_YUKON_EC_U:
93745494 548 case CHIP_ID_YUKON_EX:
ed4d4161 549 case CHIP_ID_YUKON_SUPR:
ed6d32c7
SH		 550 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
551
552 /* select page 3 to access LED control register */
553 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
554
555 /* set LED Function Control register */
556 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
557 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
558 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
559 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
560 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
561
562 /* set Blink Rate in LED Timer Control Register */
563 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
564 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
565 /* restore page register */
566 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
567 break;
cd28ab6a
SH		 568
569 default:
570 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
571 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
a84d0a3d 572
cd28ab6a 573 /* turn off the Rx LED (LED_RX) */
a84d0a3d 574 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
cd28ab6a
SH		 575 }
576
0ce8b98d 577 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
977bdf06 578 /* apply fixes in PHY AFE */
ed6d32c7
SH		 579 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
580
977bdf06 581 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 582 gm_phy_write(hw, port, 0x18, 0xaa99);
583 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 584
0ce8b98d
SH		 585 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
586 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
587 gm_phy_write(hw, port, 0x18, 0xa204);
588 gm_phy_write(hw, port, 0x17, 0x2002);
589 }
977bdf06
SH		 590
591 /* set page register to 0 */
9467a8fc 592 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
05745c4a
SH		 593 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
594 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
595 /* apply workaround for integrated resistors calibration */
596 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
597 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
e1a74b37
SH		 598 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
599 hw->chip_id < CHIP_ID_YUKON_SUPR) {
05745c4a 600 /* no effect on Yukon-XL */
977bdf06 601 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 602
0ea065e5
SH		 603 if ( !(sky2->flags & SKY2_FLAG_AUTO_SPEED)
604 || sky2->speed == SPEED_100) {
977bdf06 605 /* turn on 100 Mbps LED (LED_LINK100) */
a84d0a3d 606 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
977bdf06 607 }
cd28ab6a 608
977bdf06
SH		 609 if (ledover)
610 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
611
612 }
2eaba1a2 613
d571b694 614 /* Enable phy interrupt on auto-negotiation complete (or link up) */
0ea065e5 615 if (sky2->flags & SKY2_FLAG_AUTO_SPEED)
cd28ab6a
SH		 616 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
617 else
618 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
619}
620
b96936da
SH		 621static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
622static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
623
624static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
d3bcfbeb
SH		 625{
626 u32 reg1;
d3bcfbeb 627
82637e80 628 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 629 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
b96936da 630 reg1 &= ~phy_power[port];
d3bcfbeb 631
b96936da 632 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
ff35164e
SH		 633 reg1 |= coma_mode[port];
634
b32f40c4 635 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
82637e80
SH		 636 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
637 sky2_pci_read32(hw, PCI_DEV_REG1);
f71eb1a2
SH		 638
639 if (hw->chip_id == CHIP_ID_YUKON_FE)
640 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
641 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
642 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
b96936da 643}
167f53d0 644
b96936da
SH		 645static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
646{
647 u32 reg1;
db99b988
SH		 648 u16 ctrl;
649
650 /* release GPHY Control reset */
651 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
652
653 /* release GMAC reset */
654 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
655
656 if (hw->flags & SKY2_HW_NEWER_PHY) {
657 /* select page 2 to access MAC control register */
658 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
659
660 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
661 /* allow GMII Power Down */
662 ctrl &= ~PHY_M_MAC_GMIF_PUP;
663 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
664
665 /* set page register back to 0 */
666 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
667 }
668
669 /* setup General Purpose Control Register */
670 gma_write16(hw, port, GM_GP_CTRL,
0ea065e5
SH		 671 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 |
672 GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS |
673 GM_GPCR_AU_SPD_DIS);
db99b988
SH		 674
675 if (hw->chip_id != CHIP_ID_YUKON_EC) {
676 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
e484d5f5
RW		 677 /* select page 2 to access MAC control register */
678 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
db99b988 679
e484d5f5 680 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
db99b988
SH		 681 /* enable Power Down */
682 ctrl |= PHY_M_PC_POW_D_ENA;
683 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
e484d5f5
RW		 684
685 /* set page register back to 0 */
686 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
db99b988
SH		 687 }
688
689 /* set IEEE compatible Power Down Mode (dev. #4.99) */
690 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
691 }
b96936da
SH		 692
693 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
694 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
db99b988 695 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
b96936da
SH		 696 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
697 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
d3bcfbeb
SH		 698}
699
1b537565
SH		 700/* Force a renegotiation */
701static void sky2_phy_reinit(struct sky2_port *sky2)
702{
e07b1aa8 703 spin_lock_bh(&sky2->phy_lock);
1b537565 704 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 705 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 706}
707
e3173832
SH		 708/* Put device in state to listen for Wake On Lan */
709static void sky2_wol_init(struct sky2_port *sky2)
710{
711 struct sky2_hw *hw = sky2->hw;
712 unsigned port = sky2->port;
713 enum flow_control save_mode;
714 u16 ctrl;
715 u32 reg1;
716
717 /* Bring hardware out of reset */
718 sky2_write16(hw, B0_CTST, CS_RST_CLR);
719 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
720
721 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
722 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
723
724 /* Force to 10/100
725 * sky2_reset will re-enable on resume
726 */
727 save_mode = sky2->flow_mode;
728 ctrl = sky2->advertising;
729
730 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
731 sky2->flow_mode = FC_NONE;
b96936da
SH		 732
733 spin_lock_bh(&sky2->phy_lock);
734 sky2_phy_power_up(hw, port);
735 sky2_phy_init(hw, port);
736 spin_unlock_bh(&sky2->phy_lock);
e3173832
SH		 737
738 sky2->flow_mode = save_mode;
739 sky2->advertising = ctrl;
740
741 /* Set GMAC to no flow control and auto update for speed/duplex */
742 gma_write16(hw, port, GM_GP_CTRL,
743 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
744 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
745
746 /* Set WOL address */
747 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
748 sky2->netdev->dev_addr, ETH_ALEN);
749
750 /* Turn on appropriate WOL control bits */
751 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
752 ctrl = 0;
753 if (sky2->wol & WAKE_PHY)
754 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
755 else
756 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
757
758 if (sky2->wol & WAKE_MAGIC)
759 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
760 else
761 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;;
762
763 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
764 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
765
766 /* Turn on legacy PCI-Express PME mode */
b32f40c4 767 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
e3173832 768 reg1 |= PCI_Y2_PME_LEGACY;
b32f40c4 769 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
e3173832
SH		 770
771 /* block receiver */
772 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
773
774}
775
69161611
SH		 776static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
777{
05745c4a
SH		 778 struct net_device *dev = hw->dev[port];
779
ed4d4161
SH		 780 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
781 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
782 hw->chip_id == CHIP_ID_YUKON_FE_P ||
783 hw->chip_id == CHIP_ID_YUKON_SUPR) {
784 /* Yukon-Extreme B0 and further Extreme devices */
785 /* enable Store & Forward mode for TX */
05745c4a 786
ed4d4161
SH		 787 if (dev->mtu <= ETH_DATA_LEN)
788 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
789 TX_JUMBO_DIS | TX_STFW_ENA);
69161611 790
ed4d4161
SH		 791 else
792 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
793 TX_JUMBO_ENA| TX_STFW_ENA);
794 } else {
795 if (dev->mtu <= ETH_DATA_LEN)
796 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
797 else {
798 /* set Tx GMAC FIFO Almost Empty Threshold */
799 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
800 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
69161611 801
ed4d4161
SH		 802 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
803
804 /* Can't do offload because of lack of store/forward */
805 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
806 }
69161611
SH		 807 }
808}
809
cd28ab6a
SH		 810static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
811{
812 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
813 u16 reg;
25cccecc 814 u32 rx_reg;
cd28ab6a
SH		 815 int i;
816 const u8 *addr = hw->dev[port]->dev_addr;
817
f350339c
SH		 818 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
819 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
cd28ab6a
SH		 820
821 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
822
793b883e 823 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 824 /* WA DEV_472 -- looks like crossed wires on port 2 */
825 /* clear GMAC 1 Control reset */
826 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
827 do {
828 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
829 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
830 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
831 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
832 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
833 }
834
793b883e 835 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 836
2eaba1a2
SH		 837 /* Enable Transmit FIFO Underrun */
838 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
839
e07b1aa8 840 spin_lock_bh(&sky2->phy_lock);
b96936da 841 sky2_phy_power_up(hw, port);
cd28ab6a 842 sky2_phy_init(hw, port);
e07b1aa8 843 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 844
845 /* MIB clear */
846 reg = gma_read16(hw, port, GM_PHY_ADDR);
847 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
848
43f2f104
SH		 849 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
850 gma_read16(hw, port, i);
cd28ab6a
SH		 851 gma_write16(hw, port, GM_PHY_ADDR, reg);
852
853 /* transmit control */
854 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
855
856 /* receive control reg: unicast + multicast + no FCS */
857 gma_write16(hw, port, GM_RX_CTRL,
793b883e 858 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 859
860 /* transmit flow control */
861 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
862
863 /* transmit parameter */
864 gma_write16(hw, port, GM_TX_PARAM,
865 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
866 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
867 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
868 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
869
870 /* serial mode register */
871 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 872 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 873
6b1a3aef 874 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 875 reg |= GM_SMOD_JUMBO_ENA;
876
877 gma_write16(hw, port, GM_SERIAL_MODE, reg);
878
cd28ab6a
SH		 879 /* virtual address for data */
880 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
881
793b883e
SH		 882 /* physical address: used for pause frames */
883 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
884
885 /* ignore counter overflows */
cd28ab6a
SH		 886 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
887 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
888 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
889
890 /* Configure Rx MAC FIFO */
891 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
25cccecc 892 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
05745c4a
SH		 893 if (hw->chip_id == CHIP_ID_YUKON_EX ||
894 hw->chip_id == CHIP_ID_YUKON_FE_P)
25cccecc 895 rx_reg |= GMF_RX_OVER_ON;
69161611 896
25cccecc 897 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
cd28ab6a 898
798fdd07
SH		 899 if (hw->chip_id == CHIP_ID_YUKON_XL) {
900 /* Hardware errata - clear flush mask */
901 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
902 } else {
903 /* Flush Rx MAC FIFO on any flow control or error */
904 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
905 }
cd28ab6a 906
8df9a876 907 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
05745c4a
SH		 908 reg = RX_GMF_FL_THR_DEF + 1;
909 /* Another magic mystery workaround from sk98lin */
910 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
911 hw->chip_rev == CHIP_REV_YU_FE2_A0)
912 reg = 0x178;
913 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
cd28ab6a
SH		 914
915 /* Configure Tx MAC FIFO */
916 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
917 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0 918
e0c28116 919 /* On chips without ram buffer, pause is controled by MAC level */
39dbd958 920 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
8df9a876 921 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
5a5b1ea0 922 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
b628ed98 923
69161611 924 sky2_set_tx_stfwd(hw, port);
5a5b1ea0
SH		 925 }
926
e970d1f8
SH		 927 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
928 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
929 /* disable dynamic watermark */
930 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
931 reg &= ~TX_DYN_WM_ENA;
932 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
933 }
cd28ab6a
SH		 934}
935
67712901
SH		 936/* Assign Ram Buffer allocation to queue */
937static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
cd28ab6a 938{
67712901
SH		 939 u32 end;
940
941 /* convert from K bytes to qwords used for hw register */
942 start *= 1024/8;
943 space *= 1024/8;
944 end = start + space - 1;
793b883e 945
cd28ab6a
SH		 946 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
947 sky2_write32(hw, RB_ADDR(q, RB_START), start);
948 sky2_write32(hw, RB_ADDR(q, RB_END), end);
949 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
950 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
951
952 if (q == Q_R1 || q == Q_R2) {
1c28f6ba 953 u32 tp = space - space/4;
793b883e 954
1c28f6ba
SH		 955 /* On receive queue's set the thresholds
956 * give receiver priority when > 3/4 full
957 * send pause when down to 2K
958 */
959 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
960 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 961
1c28f6ba
SH		 962 tp = space - 2048/8;
963 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
964 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 965 } else {
966 /* Enable store & forward on Tx queue's because
967 * Tx FIFO is only 1K on Yukon
968 */
969 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
970 }
971
972 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 973 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 974}
975
cd28ab6a 976/* Setup Bus Memory Interface */
af4ed7e6 977static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 978{
979 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
980 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
981 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 982 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 983}
984
cd28ab6a
SH		 985/* Setup prefetch unit registers. This is the interface between
986 * hardware and driver list elements
987 */
8cc048e3 988static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
d6e74b6b 989 dma_addr_t addr, u32 last)
cd28ab6a 990{
cd28ab6a
SH		 991 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
992 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
d6e74b6b
SH		 993 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), upper_32_bits(addr));
994 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), lower_32_bits(addr));
cd28ab6a
SH		 995 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
996 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 997
998 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 999}
1000
9b289c33 1001static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2, u16 *slot)
793b883e 1002{
9b289c33 1003 struct sky2_tx_le *le = sky2->tx_le + *slot;
6b84daca 1004 struct tx_ring_info *re = sky2->tx_ring + *slot;
793b883e 1005
ee5f68fe 1006 *slot = RING_NEXT(*slot, sky2->tx_ring_size);
6b84daca
SH		 1007 re->flags = 0;
1008 re->skb = NULL;
291ea614 1009 le->ctrl = 0;
793b883e
SH		 1010 return le;
1011}
cd28ab6a 1012
88f5f0ca
SH		 1013static void tx_init(struct sky2_port *sky2)
1014{
1015 struct sky2_tx_le *le;
1016
1017 sky2->tx_prod = sky2->tx_cons = 0;
1018 sky2->tx_tcpsum = 0;
1019 sky2->tx_last_mss = 0;
1020
9b289c33 1021 le = get_tx_le(sky2, &sky2->tx_prod);
88f5f0ca
SH		 1022 le->addr = 0;
1023 le->opcode = OP_ADDR64 | HW_OWNER;
5dce95e5 1024 sky2->tx_last_upper = 0;
88f5f0ca
SH		 1025}
1026
290d4de5
SH		 1027/* Update chip's next pointer */
1028static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 1029{
50432cb5 1030 /* Make sure write' to descriptors are complete before we tell hardware */
762c2de2 1031 wmb();
50432cb5
SH		 1032 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1033
1034 /* Synchronize I/O on since next processor may write to tail */
1035 mmiowb();
cd28ab6a
SH		 1036}
1037
793b883e 1038
cd28ab6a
SH		 1039static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1040{
1041 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 1042 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
291ea614 1043 le->ctrl = 0;
cd28ab6a
SH		 1044 return le;
1045}
1046
14d0263f
SH		 1047/* Build description to hardware for one receive segment */
1048static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1049 dma_addr_t map, unsigned len)
cd28ab6a
SH		 1050{
1051 struct sky2_rx_le *le;
1052
86c6887e 1053 if (sizeof(dma_addr_t) > sizeof(u32)) {
cd28ab6a 1054 le = sky2_next_rx(sky2);
86c6887e 1055 le->addr = cpu_to_le32(upper_32_bits(map));
cd28ab6a
SH		 1056 le->opcode = OP_ADDR64 | HW_OWNER;
1057 }
793b883e 1058
cd28ab6a 1059 le = sky2_next_rx(sky2);
d6e74b6b 1060 le->addr = cpu_to_le32(lower_32_bits(map));
734d1868 1061 le->length = cpu_to_le16(len);
14d0263f 1062 le->opcode = op | HW_OWNER;
cd28ab6a
SH		 1063}
1064
14d0263f
SH		 1065/* Build description to hardware for one possibly fragmented skb */
1066static void sky2_rx_submit(struct sky2_port *sky2,
1067 const struct rx_ring_info *re)
1068{
1069 int i;
1070
1071 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1072
1073 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1074 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1075}
1076
1077
454e6cb6 1078static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
14d0263f
SH		 1079 unsigned size)
1080{
1081 struct sk_buff *skb = re->skb;
1082 int i;
1083
1084 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
454e6cb6
SH		 1085 if (unlikely(pci_dma_mapping_error(pdev, re->data_addr)))
1086 return -EIO;
1087
14d0263f
SH		 1088 pci_unmap_len_set(re, data_size, size);
1089
1090 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1091 re->frag_addr[i] = pci_map_page(pdev,
1092 skb_shinfo(skb)->frags[i].page,
1093 skb_shinfo(skb)->frags[i].page_offset,
1094 skb_shinfo(skb)->frags[i].size,
1095 PCI_DMA_FROMDEVICE);
454e6cb6 1096 return 0;
14d0263f
SH		 1097}
1098
1099static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1100{
1101 struct sk_buff *skb = re->skb;
1102 int i;
1103
1104 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1105 PCI_DMA_FROMDEVICE);
1106
1107 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1108 pci_unmap_page(pdev, re->frag_addr[i],
1109 skb_shinfo(skb)->frags[i].size,
1110 PCI_DMA_FROMDEVICE);
1111}
793b883e 1112
cd28ab6a
SH		 1113/* Tell chip where to start receive checksum.
1114 * Actually has two checksums, but set both same to avoid possible byte
1115 * order problems.
1116 */
793b883e 1117static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a 1118{
ea76e635 1119 struct sky2_rx_le *le = sky2_next_rx(sky2);
793b883e 1120
ea76e635
SH		 1121 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1122 le->ctrl = 0;
1123 le->opcode = OP_TCPSTART | HW_OWNER;
cd28ab6a 1124
ea76e635
SH		 1125 sky2_write32(sky2->hw,
1126 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
0ea065e5
SH		 1127 (sky2->flags & SKY2_FLAG_RX_CHECKSUM)
1128 ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 1129}
1130
6b1a3aef
SH		 1131/*
1132 * The RX Stop command will not work for Yukon-2 if the BMU does not
1133 * reach the end of packet and since we can't make sure that we have
1134 * incoming data, we must reset the BMU while it is not doing a DMA
1135 * transfer. Since it is possible that the RX path is still active,
1136 * the RX RAM buffer will be stopped first, so any possible incoming
1137 * data will not trigger a DMA. After the RAM buffer is stopped, the
1138 * BMU is polled until any DMA in progress is ended and only then it
1139 * will be reset.
1140 */
1141static void sky2_rx_stop(struct sky2_port *sky2)
1142{
1143 struct sky2_hw *hw = sky2->hw;
1144 unsigned rxq = rxqaddr[sky2->port];
1145 int i;
1146
1147 /* disable the RAM Buffer receive queue */
1148 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1149
1150 for (i = 0; i < 0xffff; i++)
1151 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1152 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1153 goto stopped;
1154
1155 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1156 sky2->netdev->name);
1157stopped:
1158 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1159
1160 /* reset the Rx prefetch unit */
1161 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
3d1454dd 1162 mmiowb();
6b1a3aef 1163}
793b883e 1164
d571b694 1165/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 1166static void sky2_rx_clean(struct sky2_port *sky2)
1167{
1168 unsigned i;
1169
1170 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 1171 for (i = 0; i < sky2->rx_pending; i++) {
291ea614 1172 struct rx_ring_info *re = sky2->rx_ring + i;
cd28ab6a
SH		 1173
1174 if (re->skb) {
14d0263f 1175 sky2_rx_unmap_skb(sky2->hw->pdev, re);
cd28ab6a
SH		 1176 kfree_skb(re->skb);
1177 re->skb = NULL;
1178 }
1179 }
1180}
1181
ef743d33
SH		 1182/* Basic MII support */
1183static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1184{
1185 struct mii_ioctl_data *data = if_mii(ifr);
1186 struct sky2_port *sky2 = netdev_priv(dev);
1187 struct sky2_hw *hw = sky2->hw;
1188 int err = -EOPNOTSUPP;
1189
1190 if (!netif_running(dev))
1191 return -ENODEV; /* Phy still in reset */
1192
d89e1343 1193 switch (cmd) {
ef743d33
SH		 1194 case SIOCGMIIPHY:
1195 data->phy_id = PHY_ADDR_MARV;
1196
1197 /* fallthru */
1198 case SIOCGMIIREG: {
1199 u16 val = 0;
91c86df5 1200
e07b1aa8 1201 spin_lock_bh(&sky2->phy_lock);
ef743d33 1202 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 1203 spin_unlock_bh(&sky2->phy_lock);
91c86df5 1204
ef743d33
SH		 1205 data->val_out = val;
1206 break;
1207 }
1208
1209 case SIOCSMIIREG:
1210 if (!capable(CAP_NET_ADMIN))
1211 return -EPERM;
1212
e07b1aa8 1213 spin_lock_bh(&sky2->phy_lock);
ef743d33
SH		 1214 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1215 data->val_in);
e07b1aa8 1216 spin_unlock_bh(&sky2->phy_lock);
ef743d33
SH		 1217 break;
1218 }
1219 return err;
1220}
1221
d1f13708 1222#ifdef SKY2_VLAN_TAG_USED
d494eacd 1223static void sky2_set_vlan_mode(struct sky2_hw *hw, u16 port, bool onoff)
d1f13708 1224{
d494eacd 1225 if (onoff) {
3d4e66f5
SH		 1226 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1227 RX_VLAN_STRIP_ON);
1228 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1229 TX_VLAN_TAG_ON);
1230 } else {
1231 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1232 RX_VLAN_STRIP_OFF);
1233 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1234 TX_VLAN_TAG_OFF);
1235 }
d494eacd
SH		 1236}
1237
1238static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1239{
1240 struct sky2_port *sky2 = netdev_priv(dev);
1241 struct sky2_hw *hw = sky2->hw;
1242 u16 port = sky2->port;
1243
1244 netif_tx_lock_bh(dev);
1245 napi_disable(&hw->napi);
1246
1247 sky2->vlgrp = grp;
1248 sky2_set_vlan_mode(hw, port, grp != NULL);
d1f13708 1249
d1d08d12 1250 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 1251 napi_enable(&hw->napi);
2bb8c262 1252 netif_tx_unlock_bh(dev);
d1f13708
SH		 1253}
1254#endif
1255
bd1c6869
SH		 1256/* Amount of required worst case padding in rx buffer */
1257static inline unsigned sky2_rx_pad(const struct sky2_hw *hw)
1258{
1259 return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2;
1260}
1261
82788c7a 1262/*
14d0263f
SH		 1263 * Allocate an skb for receiving. If the MTU is large enough
1264 * make the skb non-linear with a fragment list of pages.
82788c7a 1265 */
14d0263f 1266static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
82788c7a
SH		 1267{
1268 struct sk_buff *skb;
14d0263f 1269 int i;
82788c7a 1270
724b6942
SH		 1271 skb = netdev_alloc_skb(sky2->netdev,
1272 sky2->rx_data_size + sky2_rx_pad(sky2->hw));
bd1c6869
SH		 1273 if (!skb)
1274 goto nomem;
1275
39dbd958 1276 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
f03b8654
SH		 1277 unsigned char *start;
1278 /*
1279 * Workaround for a bug in FIFO that cause hang
1280 * if the FIFO if the receive buffer is not 64 byte aligned.
1281 * The buffer returned from netdev_alloc_skb is
1282 * aligned except if slab debugging is enabled.
1283 */
f03b8654
SH		 1284 start = PTR_ALIGN(skb->data, 8);
1285 skb_reserve(skb, start - skb->data);
bd1c6869 1286 } else
f03b8654 1287 skb_reserve(skb, NET_IP_ALIGN);
14d0263f
SH		 1288
1289 for (i = 0; i < sky2->rx_nfrags; i++) {
1290 struct page *page = alloc_page(GFP_ATOMIC);
1291
1292 if (!page)
1293 goto free_partial;
1294 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
82788c7a
SH		 1295 }
1296
1297 return skb;
14d0263f
SH		 1298free_partial:
1299 kfree_skb(skb);
1300nomem:
1301 return NULL;
82788c7a
SH		 1302}
1303
55c9dd35
SH		 1304static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1305{
1306 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1307}
1308
cd28ab6a
SH		 1309/*
1310 * Allocate and setup receiver buffer pool.
14d0263f
SH		 1311 * Normal case this ends up creating one list element for skb
1312 * in the receive ring. Worst case if using large MTU and each
1313 * allocation falls on a different 64 bit region, that results
1314 * in 6 list elements per ring entry.
1315 * One element is used for checksum enable/disable, and one
1316 * extra to avoid wrap.
cd28ab6a 1317 */
6b1a3aef 1318static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 1319{
6b1a3aef 1320 struct sky2_hw *hw = sky2->hw;
14d0263f 1321 struct rx_ring_info *re;
6b1a3aef 1322 unsigned rxq = rxqaddr[sky2->port];
5f06eba4 1323 unsigned i, size, thresh;
cd28ab6a 1324
6b1a3aef 1325 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 1326 sky2_qset(hw, rxq);
977bdf06 1327
c3905bc4
SH		 1328 /* On PCI express lowering the watermark gives better performance */
1329 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1330 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1331
1332 /* These chips have no ram buffer?
1333 * MAC Rx RAM Read is controlled by hardware */
8df9a876 1334 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
c3905bc4
SH		 1335 (hw->chip_rev == CHIP_REV_YU_EC_U_A1
1336 || hw->chip_rev == CHIP_REV_YU_EC_U_B0))
f449c7c1 1337 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
977bdf06 1338
6b1a3aef
SH		 1339 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1340
ea76e635
SH		 1341 if (!(hw->flags & SKY2_HW_NEW_LE))
1342 rx_set_checksum(sky2);
14d0263f
SH		 1343
1344 /* Space needed for frame data + headers rounded up */
f957da2a 1345 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
14d0263f
SH		 1346
1347 /* Stopping point for hardware truncation */
1348 thresh = (size - 8) / sizeof(u32);
1349
5f06eba4 1350 sky2->rx_nfrags = size >> PAGE_SHIFT;
14d0263f
SH		 1351 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1352
5f06eba4
SH		 1353 /* Compute residue after pages */
1354 size -= sky2->rx_nfrags << PAGE_SHIFT;
14d0263f 1355
5f06eba4
SH		 1356 /* Optimize to handle small packets and headers */
1357 if (size < copybreak)
1358 size = copybreak;
1359 if (size < ETH_HLEN)
1360 size = ETH_HLEN;
14d0263f 1361
14d0263f
SH		 1362 sky2->rx_data_size = size;
1363
1364 /* Fill Rx ring */
793b883e 1365 for (i = 0; i < sky2->rx_pending; i++) {
14d0263f 1366 re = sky2->rx_ring + i;
cd28ab6a 1367
14d0263f 1368 re->skb = sky2_rx_alloc(sky2);
cd28ab6a
SH		 1369 if (!re->skb)
1370 goto nomem;
1371
454e6cb6
SH		 1372 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1373 dev_kfree_skb(re->skb);
1374 re->skb = NULL;
1375 goto nomem;
1376 }
1377
14d0263f 1378 sky2_rx_submit(sky2, re);
cd28ab6a
SH		 1379 }
1380
a1433ac4
SH		 1381 /*
1382 * The receiver hangs if it receives frames larger than the
1383 * packet buffer. As a workaround, truncate oversize frames, but
1384 * the register is limited to 9 bits, so if you do frames > 2052
1385 * you better get the MTU right!
1386 */
a1433ac4
SH		 1387 if (thresh > 0x1ff)
1388 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1389 else {
1390 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1391 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1392 }
1393
6b1a3aef 1394 /* Tell chip about available buffers */
55c9dd35 1395 sky2_rx_update(sky2, rxq);
cd28ab6a
SH		 1396 return 0;
1397nomem:
1398 sky2_rx_clean(sky2);
1399 return -ENOMEM;
1400}
1401
1402/* Bring up network interface. */
1403static int sky2_up(struct net_device *dev)
1404{
1405 struct sky2_port *sky2 = netdev_priv(dev);
1406 struct sky2_hw *hw = sky2->hw;
1407 unsigned port = sky2->port;
e0c28116 1408 u32 imask, ramsize;
ee7abb04 1409 int cap, err = -ENOMEM;
843a46f4 1410 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1411
ee7abb04
SH		 1412 /*
1413 * On dual port PCI-X card, there is an problem where status
1414 * can be received out of order due to split transactions
843a46f4 1415 */
ee7abb04
SH		 1416 if (otherdev && netif_running(otherdev) &&
1417 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
ee7abb04
SH		 1418 u16 cmd;
1419
b32f40c4 1420 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
ee7abb04 1421 cmd &= ~PCI_X_CMD_MAX_SPLIT;
b32f40c4
SH		 1422 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1423
ee7abb04 1424 }
843a46f4 1425
55d7b4e6
SH		 1426 netif_carrier_off(dev);
1427
cd28ab6a
SH		 1428 /* must be power of 2 */
1429 sky2->tx_le = pci_alloc_consistent(hw->pdev,
ee5f68fe 1430 sky2->tx_ring_size *
793b883e 1431 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1432 &sky2->tx_le_map);
1433 if (!sky2->tx_le)
1434 goto err_out;
1435
ee5f68fe 1436 sky2->tx_ring = kcalloc(sky2->tx_ring_size, sizeof(struct tx_ring_info),
cd28ab6a
SH		 1437 GFP_KERNEL);
1438 if (!sky2->tx_ring)
1439 goto err_out;
88f5f0ca
SH		 1440
1441 tx_init(sky2);
cd28ab6a
SH		 1442
1443 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1444 &sky2->rx_le_map);
1445 if (!sky2->rx_le)
1446 goto err_out;
1447 memset(sky2->rx_le, 0, RX_LE_BYTES);
1448
291ea614 1449 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
cd28ab6a
SH		 1450 GFP_KERNEL);
1451 if (!sky2->rx_ring)
1452 goto err_out;
1453
1454 sky2_mac_init(hw, port);
1455
e0c28116
SH		 1456 /* Register is number of 4K blocks on internal RAM buffer. */
1457 ramsize = sky2_read8(hw, B2_E_0) * 4;
1458 if (ramsize > 0) {
67712901 1459 u32 rxspace;
cd28ab6a 1460
39dbd958 1461 hw->flags |= SKY2_HW_RAM_BUFFER;
e0c28116 1462 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
67712901
SH		 1463 if (ramsize < 16)
1464 rxspace = ramsize / 2;
1465 else
1466 rxspace = 8 + (2*(ramsize - 16))/3;
cd28ab6a 1467
67712901
SH		 1468 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1469 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1470
1471 /* Make sure SyncQ is disabled */
1472 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1473 RB_RST_SET);
1474 }
793b883e 1475
af4ed7e6 1476 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1477
69161611
SH		 1478 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1479 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1480 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1481
977bdf06 1482 /* Set almost empty threshold */
c2716fb4
SH		 1483 if (hw->chip_id == CHIP_ID_YUKON_EC_U
1484 && hw->chip_rev == CHIP_REV_YU_EC_U_A0)
b628ed98 1485 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
5a5b1ea0 1486
6b1a3aef 1487 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
ee5f68fe 1488 sky2->tx_ring_size - 1);
cd28ab6a 1489
d494eacd
SH		 1490#ifdef SKY2_VLAN_TAG_USED
1491 sky2_set_vlan_mode(hw, port, sky2->vlgrp != NULL);
1492#endif
1493
6b1a3aef 1494 err = sky2_rx_start(sky2);
6de16237 1495 if (err)
cd28ab6a
SH		 1496 goto err_out;
1497
cd28ab6a 1498 /* Enable interrupts from phy/mac for port */
e07b1aa8 1499 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1500 imask |= portirq_msk[port];
e07b1aa8 1501 sky2_write32(hw, B0_IMSK, imask);
1fd82f3c 1502 sky2_read32(hw, B0_IMSK);
e07b1aa8 1503
a11da890
AD		 1504 if (netif_msg_ifup(sky2))
1505 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
af18d8b8 1506
cd28ab6a
SH		 1507 return 0;
1508
1509err_out:
1b537565 1510 if (sky2->rx_le) {
cd28ab6a
SH		 1511 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1512 sky2->rx_le, sky2->rx_le_map);
1b537565
SH		 1513 sky2->rx_le = NULL;
1514 }
1515 if (sky2->tx_le) {
cd28ab6a 1516 pci_free_consistent(hw->pdev,
ee5f68fe 1517 sky2->tx_ring_size * sizeof(struct sky2_tx_le),
cd28ab6a 1518 sky2->tx_le, sky2->tx_le_map);
1b537565
SH		 1519 sky2->tx_le = NULL;
1520 }
1521 kfree(sky2->tx_ring);
1522 kfree(sky2->rx_ring);
cd28ab6a 1523
1b537565
SH		 1524 sky2->tx_ring = NULL;
1525 sky2->rx_ring = NULL;
cd28ab6a
SH		 1526 return err;
1527}
1528
793b883e 1529/* Modular subtraction in ring */
ee5f68fe 1530static inline int tx_inuse(const struct sky2_port *sky2)
793b883e 1531{
ee5f68fe 1532 return (sky2->tx_prod - sky2->tx_cons) & (sky2->tx_ring_size - 1);
793b883e 1533}
cd28ab6a 1534
793b883e
SH		 1535/* Number of list elements available for next tx */
1536static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1537{
ee5f68fe 1538 return sky2->tx_pending - tx_inuse(sky2);
cd28ab6a
SH		 1539}
1540
793b883e 1541/* Estimate of number of transmit list elements required */
28bd181a 1542static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1543{
793b883e
SH		 1544 unsigned count;
1545
1546 count = sizeof(dma_addr_t) / sizeof(u32);
1547 count += skb_shinfo(skb)->nr_frags * count;
1548
89114afd 1549 if (skb_is_gso(skb))
793b883e
SH		 1550 ++count;
1551
84fa7933 1552 if (skb->ip_summed == CHECKSUM_PARTIAL)
793b883e
SH		 1553 ++count;
1554
1555 return count;
cd28ab6a
SH		 1556}
1557
6b84daca
SH		 1558static void sky2_tx_unmap(struct pci_dev *pdev,
1559 const struct tx_ring_info *re)
1560{
1561 if (re->flags & TX_MAP_SINGLE)
1562 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
1563 pci_unmap_len(re, maplen),
1564 PCI_DMA_TODEVICE);
1565 else if (re->flags & TX_MAP_PAGE)
1566 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1567 pci_unmap_len(re, maplen),
1568 PCI_DMA_TODEVICE);
1569}
1570
793b883e
SH		 1571/*
1572 * Put one packet in ring for transmit.
1573 * A single packet can generate multiple list elements, and
1574 * the number of ring elements will probably be less than the number
1575 * of list elements used.
1576 */
cd28ab6a
SH		 1577static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1578{
1579 struct sky2_port *sky2 = netdev_priv(dev);
1580 struct sky2_hw *hw = sky2->hw;
d1f13708 1581 struct sky2_tx_le *le = NULL;
6cdbbdf3 1582 struct tx_ring_info *re;
9b289c33 1583 unsigned i, len;
cd28ab6a 1584 dma_addr_t mapping;
5dce95e5
SH		 1585 u32 upper;
1586 u16 slot;
cd28ab6a
SH		 1587 u16 mss;
1588 u8 ctrl;
1589
2bb8c262
SH		 1590 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1591 return NETDEV_TX_BUSY;
cd28ab6a 1592
cd28ab6a
SH		 1593 len = skb_headlen(skb);
1594 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
793b883e 1595
454e6cb6
SH		 1596 if (pci_dma_mapping_error(hw->pdev, mapping))
1597 goto mapping_error;
1598
9b289c33 1599 slot = sky2->tx_prod;
454e6cb6
SH		 1600 if (unlikely(netif_msg_tx_queued(sky2)))
1601 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
9b289c33 1602 dev->name, slot, skb->len);
454e6cb6 1603
86c6887e 1604 /* Send high bits if needed */
5dce95e5
SH		 1605 upper = upper_32_bits(mapping);
1606 if (upper != sky2->tx_last_upper) {
9b289c33 1607 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1608 le->addr = cpu_to_le32(upper);
1609 sky2->tx_last_upper = upper;
793b883e 1610 le->opcode = OP_ADDR64 | HW_OWNER;
793b883e 1611 }
cd28ab6a
SH		 1612
1613 /* Check for TCP Segmentation Offload */
7967168c 1614 mss = skb_shinfo(skb)->gso_size;
793b883e 1615 if (mss != 0) {
ea76e635
SH		 1616
1617 if (!(hw->flags & SKY2_HW_NEW_LE))
69161611
SH		 1618 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1619
1620 if (mss != sky2->tx_last_mss) {
9b289c33 1621 le = get_tx_le(sky2, &slot);
69161611 1622 le->addr = cpu_to_le32(mss);
ea76e635
SH		 1623
1624 if (hw->flags & SKY2_HW_NEW_LE)
69161611
SH		 1625 le->opcode = OP_MSS | HW_OWNER;
1626 else
1627 le->opcode = OP_LRGLEN | HW_OWNER;
e07560cd
SH		 1628 sky2->tx_last_mss = mss;
1629 }
cd28ab6a
SH		 1630 }
1631
cd28ab6a 1632 ctrl = 0;
d1f13708
SH		 1633#ifdef SKY2_VLAN_TAG_USED
1634 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1635 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1636 if (!le) {
9b289c33 1637 le = get_tx_le(sky2, &slot);
f65b138c 1638 le->addr = 0;
d1f13708 1639 le->opcode = OP_VLAN|HW_OWNER;
d1f13708
SH		 1640 } else
1641 le->opcode |= OP_VLAN;
1642 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1643 ctrl |= INS_VLAN;
1644 }
1645#endif
1646
1647 /* Handle TCP checksum offload */
84fa7933 1648 if (skb->ip_summed == CHECKSUM_PARTIAL) {
69161611 1649 /* On Yukon EX (some versions) encoding change. */
ea76e635 1650 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
69161611
SH		 1651 ctrl |= CALSUM; /* auto checksum */
1652 else {
1653 const unsigned offset = skb_transport_offset(skb);
1654 u32 tcpsum;
1655
1656 tcpsum = offset << 16; /* sum start */
1657 tcpsum |= offset + skb->csum_offset; /* sum write */
1658
1659 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1660 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1661 ctrl |= UDPTCP;
1662
1663 if (tcpsum != sky2->tx_tcpsum) {
1664 sky2->tx_tcpsum = tcpsum;
1665
9b289c33 1666 le = get_tx_le(sky2, &slot);
69161611
SH		 1667 le->addr = cpu_to_le32(tcpsum);
1668 le->length = 0; /* initial checksum value */
1669 le->ctrl = 1; /* one packet */
1670 le->opcode = OP_TCPLISW | HW_OWNER;
1671 }
1d179332 1672 }
cd28ab6a
SH		 1673 }
1674
6b84daca
SH		 1675 re = sky2->tx_ring + slot;
1676 re->flags = TX_MAP_SINGLE;
1677 pci_unmap_addr_set(re, mapaddr, mapping);
1678 pci_unmap_len_set(re, maplen, len);
1679
9b289c33 1680 le = get_tx_le(sky2, &slot);
d6e74b6b 1681 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1682 le->length = cpu_to_le16(len);
1683 le->ctrl = ctrl;
793b883e 1684 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1685
cd28ab6a
SH		 1686
1687 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
291ea614 1688 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
cd28ab6a
SH		 1689
1690 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1691 frag->size, PCI_DMA_TODEVICE);
86c6887e 1692
454e6cb6
SH		 1693 if (pci_dma_mapping_error(hw->pdev, mapping))
1694 goto mapping_unwind;
1695
5dce95e5
SH		 1696 upper = upper_32_bits(mapping);
1697 if (upper != sky2->tx_last_upper) {
9b289c33 1698 le = get_tx_le(sky2, &slot);
5dce95e5
SH		 1699 le->addr = cpu_to_le32(upper);
1700 sky2->tx_last_upper = upper;
793b883e 1701 le->opcode = OP_ADDR64 | HW_OWNER;
cd28ab6a
SH		 1702 }
1703
6b84daca
SH		 1704 re = sky2->tx_ring + slot;
1705 re->flags = TX_MAP_PAGE;
1706 pci_unmap_addr_set(re, mapaddr, mapping);
1707 pci_unmap_len_set(re, maplen, frag->size);
1708
9b289c33 1709 le = get_tx_le(sky2, &slot);
d6e74b6b 1710 le->addr = cpu_to_le32(lower_32_bits(mapping));
cd28ab6a
SH		 1711 le->length = cpu_to_le16(frag->size);
1712 le->ctrl = ctrl;
793b883e 1713 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1714 }
6cdbbdf3 1715
6b84daca 1716 re->skb = skb;
cd28ab6a
SH		 1717 le->ctrl |= EOP;
1718
9b289c33
MM		 1719 sky2->tx_prod = slot;
1720
97bda706
SH		 1721 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1722 netif_stop_queue(dev);
b19666d9 1723
290d4de5 1724 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1725
cd28ab6a 1726 return NETDEV_TX_OK;
454e6cb6
SH		 1727
1728mapping_unwind:
ee5f68fe 1729 for (i = sky2->tx_prod; i != slot; i = RING_NEXT(i, sky2->tx_ring_size)) {
454e6cb6
SH		 1730 re = sky2->tx_ring + i;
1731
6b84daca 1732 sky2_tx_unmap(hw->pdev, re);
454e6cb6
SH		 1733 }
1734
454e6cb6
SH		 1735mapping_error:
1736 if (net_ratelimit())
1737 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
1738 dev_kfree_skb(skb);
1739 return NETDEV_TX_OK;
cd28ab6a
SH		 1740}
1741
cd28ab6a 1742/*
793b883e
SH		 1743 * Free ring elements from starting at tx_cons until "done"
1744 *
481cea4a
SH		 1745 * NB:
1746 * 1. The hardware will tell us about partial completion of multi-part
291ea614 1747 * buffers so make sure not to free skb to early.
481cea4a
SH		 1748 * 2. This may run in parallel start_xmit because the it only
1749 * looks at the tail of the queue of FIFO (tx_cons), not
1750 * the head (tx_prod)
cd28ab6a 1751 */
d11c13e7 1752static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1753{
d11c13e7 1754 struct net_device *dev = sky2->netdev;
291ea614 1755 unsigned idx;
cd28ab6a 1756
ee5f68fe 1757 BUG_ON(done >= sky2->tx_ring_size);
2224795d 1758
291ea614 1759 for (idx = sky2->tx_cons; idx != done;
ee5f68fe 1760 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
291ea614 1761 struct tx_ring_info *re = sky2->tx_ring + idx;
6b84daca 1762 struct sk_buff *skb = re->skb;
291ea614 1763
6b84daca 1764 sky2_tx_unmap(sky2->hw->pdev, re);
bd1c6869 1765
6b84daca 1766 if (skb) {
291ea614
SH		 1767 if (unlikely(netif_msg_tx_done(sky2)))
1768 printk(KERN_DEBUG "%s: tx done %u\n",
1769 dev->name, idx);
3cf26753 1770
7138a0f5 1771 dev->stats.tx_packets++;
bd1c6869
SH		 1772 dev->stats.tx_bytes += skb->len;
1773
724b6942 1774 dev_kfree_skb_any(skb);
2bf56fe2 1775
ee5f68fe 1776 sky2->tx_next = RING_NEXT(idx, sky2->tx_ring_size);
cd28ab6a 1777 }
793b883e 1778 }
793b883e 1779
291ea614 1780 sky2->tx_cons = idx;
50432cb5
SH		 1781 smp_mb();
1782
22e11703 1783 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
cd28ab6a 1784 netif_wake_queue(dev);
cd28ab6a
SH		 1785}
1786
264bb4fa 1787static void sky2_tx_reset(struct sky2_hw *hw, unsigned port)
a510996b 1788{
a510996b
MM		 1789 /* Disable Force Sync bit and Enable Alloc bit */
1790 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1791 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1792
1793 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1794 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1795 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1796
1797 /* Reset the PCI FIFO of the async Tx queue */
1798 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1799 BMU_RST_SET | BMU_FIFO_RST);
1800
1801 /* Reset the Tx prefetch units */
1802 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1803 PREF_UNIT_RST_SET);
1804
1805 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1806 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1807}
1808
cd28ab6a
SH		 1809/* Network shutdown */
1810static int sky2_down(struct net_device *dev)
1811{
1812 struct sky2_port *sky2 = netdev_priv(dev);
1813 struct sky2_hw *hw = sky2->hw;
1814 unsigned port = sky2->port;
1815 u16 ctrl;
e07b1aa8 1816 u32 imask;
cd28ab6a 1817
1b537565
SH		 1818 /* Never really got started! */
1819 if (!sky2->tx_le)
1820 return 0;
1821
cd28ab6a
SH		 1822 if (netif_msg_ifdown(sky2))
1823 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1824
d104acaf
SH		 1825 /* Force flow control off */
1826 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e 1827
cd28ab6a
SH		 1828 /* Stop transmitter */
1829 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1830 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1831
1832 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1833 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1834
1835 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1836 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1837 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1838
1839 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1840
1841 /* Workaround shared GMAC reset */
793b883e
SH		 1842 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1843 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1844 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1845
cd28ab6a 1846 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
cd28ab6a 1847
6c83504f
SH		 1848 /* Force any delayed status interrrupt and NAPI */
1849 sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
1850 sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
1851 sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);
1852 sky2_read8(hw, STAT_ISR_TIMER_CTRL);
1853
a947a39d
MM		 1854 sky2_rx_stop(sky2);
1855
1856 /* Disable port IRQ */
1857 imask = sky2_read32(hw, B0_IMSK);
1858 imask &= ~portirq_msk[port];
1859 sky2_write32(hw, B0_IMSK, imask);
1860 sky2_read32(hw, B0_IMSK);
1861
6c83504f
SH		 1862 synchronize_irq(hw->pdev->irq);
1863 napi_synchronize(&hw->napi);
1864
0da6d7b3 1865 spin_lock_bh(&sky2->phy_lock);
b96936da 1866 sky2_phy_power_down(hw, port);
0da6d7b3 1867 spin_unlock_bh(&sky2->phy_lock);
d3bcfbeb 1868
d571b694 1869 /* turn off LED's */
cd28ab6a
SH		 1870 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1871
264bb4fa
MM		 1872 sky2_tx_reset(hw, port);
1873
481cea4a
SH		 1874 /* Free any pending frames stuck in HW queue */
1875 sky2_tx_complete(sky2, sky2->tx_prod);
1876
cd28ab6a
SH		 1877 sky2_rx_clean(sky2);
1878
1879 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1880 sky2->rx_le, sky2->rx_le_map);
1881 kfree(sky2->rx_ring);
1882
1883 pci_free_consistent(hw->pdev,
ee5f68fe 1884 sky2->tx_ring_size * sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1885 sky2->tx_le, sky2->tx_le_map);
1886 kfree(sky2->tx_ring);
1887
1b537565
SH		 1888 sky2->tx_le = NULL;
1889 sky2->rx_le = NULL;
1890
1891 sky2->rx_ring = NULL;
1892 sky2->tx_ring = NULL;
1893
cd28ab6a
SH		 1894 return 0;
1895}
1896
1897static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1898{
ea76e635 1899 if (hw->flags & SKY2_HW_FIBRE_PHY)
793b883e
SH		 1900 return SPEED_1000;
1901
05745c4a
SH		 1902 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1903 if (aux & PHY_M_PS_SPEED_100)
1904 return SPEED_100;
1905 else
1906 return SPEED_10;
1907 }
cd28ab6a
SH		 1908
1909 switch (aux & PHY_M_PS_SPEED_MSK) {
1910 case PHY_M_PS_SPEED_1000:
1911 return SPEED_1000;
1912 case PHY_M_PS_SPEED_100:
1913 return SPEED_100;
1914 default:
1915 return SPEED_10;
1916 }
1917}
1918
1919static void sky2_link_up(struct sky2_port *sky2)
1920{
1921 struct sky2_hw *hw = sky2->hw;
1922 unsigned port = sky2->port;
1923 u16 reg;
16ad91e1
SH		 1924 static const char *fc_name[] = {
1925 [FC_NONE] = "none",
1926 [FC_TX] = "tx",
1927 [FC_RX] = "rx",
1928 [FC_BOTH] = "both",
1929 };
cd28ab6a 1930
cd28ab6a 1931 /* enable Rx/Tx */
2eaba1a2 1932 reg = gma_read16(hw, port, GM_GP_CTRL);
cd28ab6a
SH		 1933 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1934 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a
SH		 1935
1936 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1937
1938 netif_carrier_on(sky2->netdev);
cd28ab6a 1939
75e80683 1940 mod_timer(&hw->watchdog_timer, jiffies + 1);
32c2c300 1941
cd28ab6a 1942 /* Turn on link LED */
793b883e 1943 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1944 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1945
1946 if (netif_msg_link(sky2))
1947 printk(KERN_INFO PFX
d571b694 1948 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1949 sky2->netdev->name, sky2->speed,
1950 sky2->duplex == DUPLEX_FULL ? "full" : "half",
16ad91e1 1951 fc_name[sky2->flow_status]);
cd28ab6a
SH		 1952}
1953
1954static void sky2_link_down(struct sky2_port *sky2)
1955{
1956 struct sky2_hw *hw = sky2->hw;
1957 unsigned port = sky2->port;
1958 u16 reg;
1959
1960 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1961
1962 reg = gma_read16(hw, port, GM_GP_CTRL);
1963 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1964 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a 1965
cd28ab6a 1966 netif_carrier_off(sky2->netdev);
cd28ab6a
SH		 1967
1968 /* Turn on link LED */
1969 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1970
1971 if (netif_msg_link(sky2))
1972 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
2eaba1a2 1973
cd28ab6a
SH		 1974 sky2_phy_init(hw, port);
1975}
1976
16ad91e1
SH		 1977static enum flow_control sky2_flow(int rx, int tx)
1978{
1979 if (rx)
1980 return tx ? FC_BOTH : FC_RX;
1981 else
1982 return tx ? FC_TX : FC_NONE;
1983}
1984
793b883e
SH		 1985static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1986{
1987 struct sky2_hw *hw = sky2->hw;
1988 unsigned port = sky2->port;
da4c1ff4 1989 u16 advert, lpa;
793b883e 1990
da4c1ff4 1991 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
793b883e 1992 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
793b883e
SH		 1993 if (lpa & PHY_M_AN_RF) {
1994 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1995 return -1;
1996 }
1997
793b883e
SH		 1998 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1999 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
2000 sky2->netdev->name);
2001 return -1;
2002 }
2003
793b883e 2004 sky2->speed = sky2_phy_speed(hw, aux);
7c74ac1c 2005 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
793b883e 2006
da4c1ff4
SH		 2007 /* Since the pause result bits seem to in different positions on
2008 * different chips. look at registers.
2009 */
ea76e635 2010 if (hw->flags & SKY2_HW_FIBRE_PHY) {
da4c1ff4
SH		 2011 /* Shift for bits in fiber PHY */
2012 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
2013 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2014
2015 if (advert & ADVERTISE_1000XPAUSE)
2016 advert |= ADVERTISE_PAUSE_CAP;
2017 if (advert & ADVERTISE_1000XPSE_ASYM)
2018 advert |= ADVERTISE_PAUSE_ASYM;
2019 if (lpa & LPA_1000XPAUSE)
2020 lpa |= LPA_PAUSE_CAP;
2021 if (lpa & LPA_1000XPAUSE_ASYM)
2022 lpa |= LPA_PAUSE_ASYM;
2023 }
793b883e 2024
da4c1ff4
SH		 2025 sky2->flow_status = FC_NONE;
2026 if (advert & ADVERTISE_PAUSE_CAP) {
2027 if (lpa & LPA_PAUSE_CAP)
2028 sky2->flow_status = FC_BOTH;
2029 else if (advert & ADVERTISE_PAUSE_ASYM)
2030 sky2->flow_status = FC_RX;
2031 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2032 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2033 sky2->flow_status = FC_TX;
2034 }
793b883e 2035
16ad91e1 2036 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000
93745494 2037 && !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
16ad91e1 2038 sky2->flow_status = FC_NONE;
2eaba1a2 2039
da4c1ff4 2040 if (sky2->flow_status & FC_TX)
793b883e
SH		 2041 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2042 else
2043 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2044
2045 return 0;
2046}
cd28ab6a 2047
e07b1aa8
SH		 2048/* Interrupt from PHY */
2049static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 2050{
e07b1aa8
SH		 2051 struct net_device *dev = hw->dev[port];
2052 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 2053 u16 istatus, phystat;
2054
ebc646f6
SH		 2055 if (!netif_running(dev))
2056 return;
2057
e07b1aa8
SH		 2058 spin_lock(&sky2->phy_lock);
2059 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2060 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2061
cd28ab6a
SH		 2062 if (netif_msg_intr(sky2))
2063 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
2064 sky2->netdev->name, istatus, phystat);
2065
0ea065e5 2066 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 2067 if (sky2_autoneg_done(sky2, phystat) == 0)
2068 sky2_link_up(sky2);
2069 goto out;
2070 }
cd28ab6a 2071
793b883e
SH		 2072 if (istatus & PHY_M_IS_LSP_CHANGE)
2073 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 2074
793b883e
SH		 2075 if (istatus & PHY_M_IS_DUP_CHANGE)
2076 sky2->duplex =
2077 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 2078
793b883e
SH		 2079 if (istatus & PHY_M_IS_LST_CHANGE) {
2080 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 2081 sky2_link_up(sky2);
793b883e
SH		 2082 else
2083 sky2_link_down(sky2);
cd28ab6a 2084 }
793b883e 2085out:
e07b1aa8 2086 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 2087}
2088
62335ab0 2089/* Transmit timeout is only called if we are running, carrier is up
302d1252
SH		 2090 * and tx queue is full (stopped).
2091 */
cd28ab6a
SH		 2092static void sky2_tx_timeout(struct net_device *dev)
2093{
2094 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3 2095 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 2096
2097 if (netif_msg_timer(sky2))
2098 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
2099
8f24664d 2100 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
62335ab0
SH		 2101 dev->name, sky2->tx_cons, sky2->tx_prod,
2102 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2103 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
8f24664d 2104
81906791
SH		 2105 /* can't restart safely under softirq */
2106 schedule_work(&hw->restart_work);
cd28ab6a
SH		 2107}
2108
2109static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2110{
6b1a3aef
SH		 2111 struct sky2_port *sky2 = netdev_priv(dev);
2112 struct sky2_hw *hw = sky2->hw;
b628ed98 2113 unsigned port = sky2->port;
6b1a3aef
SH		 2114 int err;
2115 u16 ctl, mode;
e07b1aa8 2116 u32 imask;
cd28ab6a
SH		 2117
2118 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2119 return -EINVAL;
2120
05745c4a
SH		 2121 if (new_mtu > ETH_DATA_LEN &&
2122 (hw->chip_id == CHIP_ID_YUKON_FE ||
2123 hw->chip_id == CHIP_ID_YUKON_FE_P))
d2adf4f6
SH		 2124 return -EINVAL;
2125
6b1a3aef
SH		 2126 if (!netif_running(dev)) {
2127 dev->mtu = new_mtu;
2128 return 0;
2129 }
2130
e07b1aa8 2131 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef
SH		 2132 sky2_write32(hw, B0_IMSK, 0);
2133
018d1c66
SH		 2134 dev->trans_start = jiffies; /* prevent tx timeout */
2135 netif_stop_queue(dev);
bea3348e 2136 napi_disable(&hw->napi);
018d1c66 2137
e07b1aa8
SH		 2138 synchronize_irq(hw->pdev->irq);
2139
39dbd958 2140 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
69161611 2141 sky2_set_tx_stfwd(hw, port);
b628ed98
SH		 2142
2143 ctl = gma_read16(hw, port, GM_GP_CTRL);
2144 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
6b1a3aef
SH		 2145 sky2_rx_stop(sky2);
2146 sky2_rx_clean(sky2);
cd28ab6a
SH		 2147
2148 dev->mtu = new_mtu;
14d0263f 2149
6b1a3aef
SH		 2150 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2151 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2152
2153 if (dev->mtu > ETH_DATA_LEN)
2154 mode |= GM_SMOD_JUMBO_ENA;
2155
b628ed98 2156 gma_write16(hw, port, GM_SERIAL_MODE, mode);
cd28ab6a 2157
b628ed98 2158 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 2159
6b1a3aef 2160 err = sky2_rx_start(sky2);
e07b1aa8 2161 sky2_write32(hw, B0_IMSK, imask);
018d1c66 2162
d1d08d12 2163 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e
SH		 2164 napi_enable(&hw->napi);
2165
1b537565
SH		 2166 if (err)
2167 dev_close(dev);
2168 else {
b628ed98 2169 gma_write16(hw, port, GM_GP_CTRL, ctl);
1b537565 2170
1b537565
SH		 2171 netif_wake_queue(dev);
2172 }
2173
cd28ab6a
SH		 2174 return err;
2175}
2176
14d0263f
SH		 2177/* For small just reuse existing skb for next receive */
2178static struct sk_buff *receive_copy(struct sky2_port *sky2,
2179 const struct rx_ring_info *re,
2180 unsigned length)
2181{
2182 struct sk_buff *skb;
2183
2184 skb = netdev_alloc_skb(sky2->netdev, length + 2);
2185 if (likely(skb)) {
2186 skb_reserve(skb, 2);
2187 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2188 length, PCI_DMA_FROMDEVICE);
d626f62b 2189 skb_copy_from_linear_data(re->skb, skb->data, length);
14d0263f
SH		 2190 skb->ip_summed = re->skb->ip_summed;
2191 skb->csum = re->skb->csum;
2192 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2193 length, PCI_DMA_FROMDEVICE);
2194 re->skb->ip_summed = CHECKSUM_NONE;
489b10c1 2195 skb_put(skb, length);
14d0263f
SH		 2196 }
2197 return skb;
2198}
2199
2200/* Adjust length of skb with fragments to match received data */
2201static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2202 unsigned int length)
2203{
2204 int i, num_frags;
2205 unsigned int size;
2206
2207 /* put header into skb */
2208 size = min(length, hdr_space);
2209 skb->tail += size;
2210 skb->len += size;
2211 length -= size;
2212
2213 num_frags = skb_shinfo(skb)->nr_frags;
2214 for (i = 0; i < num_frags; i++) {
2215 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2216
2217 if (length == 0) {
2218 /* don't need this page */
2219 __free_page(frag->page);
2220 --skb_shinfo(skb)->nr_frags;
2221 } else {
2222 size = min(length, (unsigned) PAGE_SIZE);
2223
2224 frag->size = size;
2225 skb->data_len += size;
2226 skb->truesize += size;
2227 skb->len += size;
2228 length -= size;
2229 }
2230 }
2231}
2232
2233/* Normal packet - take skb from ring element and put in a new one */
2234static struct sk_buff *receive_new(struct sky2_port *sky2,
2235 struct rx_ring_info *re,
2236 unsigned int length)
2237{
2238 struct sk_buff *skb, *nskb;
2239 unsigned hdr_space = sky2->rx_data_size;
2240
14d0263f
SH		 2241 /* Don't be tricky about reusing pages (yet) */
2242 nskb = sky2_rx_alloc(sky2);
2243 if (unlikely(!nskb))
2244 return NULL;
2245
2246 skb = re->skb;
2247 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2248
2249 prefetch(skb->data);
2250 re->skb = nskb;
454e6cb6
SH		 2251 if (sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space)) {
2252 dev_kfree_skb(nskb);
2253 re->skb = skb;
2254 return NULL;
2255 }
14d0263f
SH		 2256
2257 if (skb_shinfo(skb)->nr_frags)
2258 skb_put_frags(skb, hdr_space, length);
2259 else
489b10c1 2260 skb_put(skb, length);
14d0263f
SH		 2261 return skb;
2262}
2263
cd28ab6a
SH		 2264/*
2265 * Receive one packet.
d571b694 2266 * For larger packets, get new buffer.
cd28ab6a 2267 */
497d7c86 2268static struct sk_buff *sky2_receive(struct net_device *dev,
cd28ab6a
SH		 2269 u16 length, u32 status)
2270{
497d7c86 2271 struct sky2_port *sky2 = netdev_priv(dev);
291ea614 2272 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 2273 struct sk_buff *skb = NULL;
d6532232
SH		 2274 u16 count = (status & GMR_FS_LEN) >> 16;
2275
2276#ifdef SKY2_VLAN_TAG_USED
2277 /* Account for vlan tag */
2278 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2279 count -= VLAN_HLEN;
2280#endif
cd28ab6a
SH		 2281
2282 if (unlikely(netif_msg_rx_status(sky2)))
2283 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
497d7c86 2284 dev->name, sky2->rx_next, status, length);
cd28ab6a 2285
793b883e 2286 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 2287 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 2288
3b12e014
SH		 2289 /* This chip has hardware problems that generates bogus status.
2290 * So do only marginal checking and expect higher level protocols
2291 * to handle crap frames.
2292 */
2293 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2294 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2295 length != count)
2296 goto okay;
2297
42eeea01 2298 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 2299 goto error;
2300
42eeea01
SH		 2301 if (!(status & GMR_FS_RX_OK))
2302 goto resubmit;
2303
d6532232
SH		 2304 /* if length reported by DMA does not match PHY, packet was truncated */
2305 if (length != count)
3b12e014 2306 goto len_error;
71749531 2307
3b12e014 2308okay:
14d0263f
SH		 2309 if (length < copybreak)
2310 skb = receive_copy(sky2, re, length);
2311 else
2312 skb = receive_new(sky2, re, length);
793b883e 2313resubmit:
14d0263f 2314 sky2_rx_submit(sky2, re);
79e57d32 2315
cd28ab6a
SH		 2316 return skb;
2317
3b12e014 2318len_error:
71749531
SH		 2319 /* Truncation of overlength packets
2320 causes PHY length to not match MAC length */
7138a0f5 2321 ++dev->stats.rx_length_errors;
d6532232 2322 if (netif_msg_rx_err(sky2) && net_ratelimit())
3b12e014
SH		 2323 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2324 dev->name, status, length);
d6532232 2325 goto resubmit;
71749531 2326
cd28ab6a 2327error:
7138a0f5 2328 ++dev->stats.rx_errors;
b6d77734 2329 if (status & GMR_FS_RX_FF_OV) {
7138a0f5 2330 dev->stats.rx_over_errors++;
b6d77734
SH		 2331 goto resubmit;
2332 }
6e15b712 2333
3be92a70 2334 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a 2335 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
497d7c86 2336 dev->name, status, length);
793b883e
SH		 2337
2338 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
7138a0f5 2339 dev->stats.rx_length_errors++;
cd28ab6a 2340 if (status & GMR_FS_FRAGMENT)
7138a0f5 2341 dev->stats.rx_frame_errors++;
cd28ab6a 2342 if (status & GMR_FS_CRC_ERR)
7138a0f5 2343 dev->stats.rx_crc_errors++;
79e57d32 2344
793b883e 2345 goto resubmit;
cd28ab6a
SH		 2346}
2347
e07b1aa8
SH		 2348/* Transmit complete */
2349static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 2350{
e07b1aa8 2351 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 2352
49d4b8ba 2353 if (netif_running(dev))
e07b1aa8 2354 sky2_tx_complete(sky2, last);
cd28ab6a
SH		 2355}
2356
37e5a243
SH		 2357static inline void sky2_skb_rx(const struct sky2_port *sky2,
2358 u32 status, struct sk_buff *skb)
2359{
2360#ifdef SKY2_VLAN_TAG_USED
2361 u16 vlan_tag = be16_to_cpu(sky2->rx_tag);
2362 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2363 if (skb->ip_summed == CHECKSUM_NONE)
2364 vlan_hwaccel_receive_skb(skb, sky2->vlgrp, vlan_tag);
2365 else
2366 vlan_gro_receive(&sky2->hw->napi, sky2->vlgrp,
2367 vlan_tag, skb);
2368 return;
2369 }
2370#endif
2371 if (skb->ip_summed == CHECKSUM_NONE)
2372 netif_receive_skb(skb);
2373 else
2374 napi_gro_receive(&sky2->hw->napi, skb);
2375}
2376
bf15fe99
SH		 2377static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port,
2378 unsigned packets, unsigned bytes)
2379{
2380 if (packets) {
2381 struct net_device *dev = hw->dev[port];
2382
2383 dev->stats.rx_packets += packets;
2384 dev->stats.rx_bytes += bytes;
2385 dev->last_rx = jiffies;
2386 sky2_rx_update(netdev_priv(dev), rxqaddr[port]);
2387 }
2388}
2389
e07b1aa8 2390/* Process status response ring */
26691830 2391static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
cd28ab6a 2392{
e07b1aa8 2393 int work_done = 0;
bf15fe99
SH		 2394 unsigned int total_bytes[2] = { 0 };
2395 unsigned int total_packets[2] = { 0 };
a8fd6266 2396
af2a58ac 2397 rmb();
26691830 2398 do {
55c9dd35 2399 struct sky2_port *sky2;
13210ce5 2400 struct sky2_status_le *le = hw->st_le + hw->st_idx;
ab5adecb 2401 unsigned port;
13210ce5 2402 struct net_device *dev;
cd28ab6a 2403 struct sk_buff *skb;
cd28ab6a
SH		 2404 u32 status;
2405 u16 length;
ab5adecb
SH		 2406 u8 opcode = le->opcode;
2407
2408 if (!(opcode & HW_OWNER))
2409 break;
cd28ab6a 2410
cb5d9547 2411 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 2412
ab5adecb 2413 port = le->css & CSS_LINK_BIT;
69161611 2414 dev = hw->dev[port];
13210ce5 2415 sky2 = netdev_priv(dev);
f65b138c
SH		 2416 length = le16_to_cpu(le->length);
2417 status = le32_to_cpu(le->status);
cd28ab6a 2418
ab5adecb
SH		 2419 le->opcode = 0;
2420 switch (opcode & ~HW_OWNER) {
cd28ab6a 2421 case OP_RXSTAT:
bf15fe99
SH		 2422 total_packets[port]++;
2423 total_bytes[port] += length;
497d7c86 2424 skb = sky2_receive(dev, length, status);
3225b919 2425 if (unlikely(!skb)) {
7138a0f5 2426 dev->stats.rx_dropped++;
55c9dd35 2427 break;
3225b919 2428 }
13210ce5 2429
69161611 2430 /* This chip reports checksum status differently */
05745c4a 2431 if (hw->flags & SKY2_HW_NEW_LE) {
0ea065e5 2432 if ((sky2->flags & SKY2_FLAG_RX_CHECKSUM) &&
69161611
SH		 2433 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2434 (le->css & CSS_TCPUDPCSOK))
2435 skb->ip_summed = CHECKSUM_UNNECESSARY;
2436 else
2437 skb->ip_summed = CHECKSUM_NONE;
2438 }
2439
13210ce5 2440 skb->protocol = eth_type_trans(skb, dev);
13210ce5 2441
37e5a243 2442 sky2_skb_rx(sky2, status, skb);
13210ce5 2443
22e11703 2444 /* Stop after net poll weight */
13210ce5
SH		 2445 if (++work_done >= to_do)
2446 goto exit_loop;
cd28ab6a
SH		 2447 break;
2448
d1f13708
SH		 2449#ifdef SKY2_VLAN_TAG_USED
2450 case OP_RXVLAN:
2451 sky2->rx_tag = length;
2452 break;
2453
2454 case OP_RXCHKSVLAN:
2455 sky2->rx_tag = length;
2456 /* fall through */
2457#endif
cd28ab6a 2458 case OP_RXCHKS:
0ea065e5 2459 if (!(sky2->flags & SKY2_FLAG_RX_CHECKSUM))
87418307
SH		 2460 break;
2461
05745c4a
SH		 2462 /* If this happens then driver assuming wrong format */
2463 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2464 if (net_ratelimit())
2465 printk(KERN_NOTICE "%s: unexpected"
2466 " checksum status\n",
2467 dev->name);
69161611 2468 break;
05745c4a 2469 }
69161611 2470
87418307
SH		 2471 /* Both checksum counters are programmed to start at
2472 * the same offset, so unless there is a problem they
2473 * should match. This failure is an early indication that
2474 * hardware receive checksumming won't work.
2475 */
2476 if (likely(status >> 16 == (status & 0xffff))) {
2477 skb = sky2->rx_ring[sky2->rx_next].skb;
2478 skb->ip_summed = CHECKSUM_COMPLETE;
b9389796 2479 skb->csum = le16_to_cpu(status);
87418307
SH		 2480 } else {
2481 printk(KERN_NOTICE PFX "%s: hardware receive "
2482 "checksum problem (status = %#x)\n",
2483 dev->name, status);
0ea065e5
SH		 2484 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
2485
87418307 2486 sky2_write32(sky2->hw,
69161611 2487 Q_ADDR(rxqaddr[port], Q_CSR),
87418307
SH		 2488 BMU_DIS_RX_CHKSUM);
2489 }
cd28ab6a
SH		 2490 break;
2491
2492 case OP_TXINDEXLE:
13b97b74 2493 /* TX index reports status for both ports */
f55925d7 2494 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2495 if (hw->dev[1])
2496 sky2_tx_done(hw->dev[1],
2497 ((status >> 24) & 0xff)
2498 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2499 break;
2500
cd28ab6a
SH		 2501 default:
2502 if (net_ratelimit())
793b883e 2503 printk(KERN_WARNING PFX
ab5adecb 2504 "unknown status opcode 0x%x\n", opcode);
cd28ab6a 2505 }
26691830 2506 } while (hw->st_idx != idx);
cd28ab6a 2507
fe2a24df
SH		 2508 /* Fully processed status ring so clear irq */
2509 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2510
13210ce5 2511exit_loop:
bf15fe99
SH		 2512 sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]);
2513 sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]);
22e11703 2514
e07b1aa8 2515 return work_done;
cd28ab6a
SH		 2516}
2517
2518static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2519{
2520 struct net_device *dev = hw->dev[port];
2521
3be92a70
SH		 2522 if (net_ratelimit())
2523 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2524 dev->name, status);
cd28ab6a
SH		 2525
2526 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2527 if (net_ratelimit())
2528 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2529 dev->name);
cd28ab6a
SH		 2530 /* Clear IRQ */
2531 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2532 }
2533
2534 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2535 if (net_ratelimit())
2536 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2537 dev->name);
cd28ab6a
SH		 2538
2539 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2540 }
2541
2542 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2543 if (net_ratelimit())
2544 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2545 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2546 }
2547
2548 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2549 if (net_ratelimit())
2550 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2551 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2552 }
2553
2554 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2555 if (net_ratelimit())
2556 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2557 dev->name);
cd28ab6a
SH		 2558 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2559 }
2560}
2561
2562static void sky2_hw_intr(struct sky2_hw *hw)
2563{
555382cb 2564 struct pci_dev *pdev = hw->pdev;
cd28ab6a 2565 u32 status = sky2_read32(hw, B0_HWE_ISRC);
555382cb
SH		 2566 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2567
2568 status &= hwmsk;
cd28ab6a 2569
793b883e 2570 if (status & Y2_IS_TIST_OV)
cd28ab6a 2571 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2572
2573 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2574 u16 pci_err;
2575
82637e80 2576 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 2577 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70 2578 if (net_ratelimit())
555382cb 2579 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
b02a9258 2580 pci_err);
cd28ab6a 2581
b32f40c4 2582 sky2_pci_write16(hw, PCI_STATUS,
167f53d0 2583 pci_err | PCI_STATUS_ERROR_BITS);
82637e80 2584 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2585 }
2586
2587 if (status & Y2_IS_PCI_EXP) {
d571b694 2588 /* PCI-Express uncorrectable Error occurred */
555382cb 2589 u32 err;
cd28ab6a 2590
82637e80 2591 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
7782c8c4
SH		 2592 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2593 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2594 0xfffffffful);
3be92a70 2595 if (net_ratelimit())
555382cb 2596 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
cf06ffb4 2597
7782c8c4 2598 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
82637e80 2599 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2600 }
2601
2602 if (status & Y2_HWE_L1_MASK)
2603 sky2_hw_error(hw, 0, status);
2604 status >>= 8;
2605 if (status & Y2_HWE_L1_MASK)
2606 sky2_hw_error(hw, 1, status);
2607}
2608
2609static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2610{
2611 struct net_device *dev = hw->dev[port];
2612 struct sky2_port *sky2 = netdev_priv(dev);
2613 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2614
2615 if (netif_msg_intr(sky2))
2616 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2617 dev->name, status);
2618
a3caeada
SH		 2619 if (status & GM_IS_RX_CO_OV)
2620 gma_read16(hw, port, GM_RX_IRQ_SRC);
2621
2622 if (status & GM_IS_TX_CO_OV)
2623 gma_read16(hw, port, GM_TX_IRQ_SRC);
2624
cd28ab6a 2625 if (status & GM_IS_RX_FF_OR) {
7138a0f5 2626 ++dev->stats.rx_fifo_errors;
cd28ab6a
SH		 2627 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2628 }
2629
2630 if (status & GM_IS_TX_FF_UR) {
7138a0f5 2631 ++dev->stats.tx_fifo_errors;
cd28ab6a
SH		 2632 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2633 }
cd28ab6a
SH		 2634}
2635
40b01727 2636/* This should never happen it is a bug. */
c119731d 2637static void sky2_le_error(struct sky2_hw *hw, unsigned port, u16 q)
d257924e
SH		 2638{
2639 struct net_device *dev = hw->dev[port];
c119731d 2640 u16 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
d257924e 2641
c119731d
SH		 2642 dev_err(&hw->pdev->dev, PFX
2643 "%s: descriptor error q=%#x get=%u put=%u\n",
2644 dev->name, (unsigned) q, (unsigned) idx,
2645 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
d257924e 2646
40b01727 2647 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
d257924e 2648}
cd28ab6a 2649
75e80683
SH		 2650static int sky2_rx_hung(struct net_device *dev)
2651{
2652 struct sky2_port *sky2 = netdev_priv(dev);
2653 struct sky2_hw *hw = sky2->hw;
2654 unsigned port = sky2->port;
2655 unsigned rxq = rxqaddr[port];
2656 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2657 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2658 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2659 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2660
2661 /* If idle and MAC or PCI is stuck */
2662 if (sky2->check.last == dev->last_rx &&
2663 ((mac_rp == sky2->check.mac_rp &&
2664 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2665 /* Check if the PCI RX hang */
2666 (fifo_rp == sky2->check.fifo_rp &&
2667 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2668 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2669 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2670 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2671 return 1;
2672 } else {
2673 sky2->check.last = dev->last_rx;
2674 sky2->check.mac_rp = mac_rp;
2675 sky2->check.mac_lev = mac_lev;
2676 sky2->check.fifo_rp = fifo_rp;
2677 sky2->check.fifo_lev = fifo_lev;
2678 return 0;
2679 }
2680}
2681
32c2c300 2682static void sky2_watchdog(unsigned long arg)
d27ed387 2683{
01bd7564 2684 struct sky2_hw *hw = (struct sky2_hw *) arg;
d27ed387 2685
75e80683 2686 /* Check for lost IRQ once a second */
32c2c300 2687 if (sky2_read32(hw, B0_ISRC)) {
bea3348e 2688 napi_schedule(&hw->napi);
75e80683
SH		 2689 } else {
2690 int i, active = 0;
2691
2692 for (i = 0; i < hw->ports; i++) {
bea3348e 2693 struct net_device *dev = hw->dev[i];
75e80683
SH		 2694 if (!netif_running(dev))
2695 continue;
2696 ++active;
2697
2698 /* For chips with Rx FIFO, check if stuck */
39dbd958 2699 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
75e80683
SH		 2700 sky2_rx_hung(dev)) {
2701 pr_info(PFX "%s: receiver hang detected\n",
2702 dev->name);
2703 schedule_work(&hw->restart_work);
2704 return;
2705 }
2706 }
2707
2708 if (active == 0)
2709 return;
32c2c300 2710 }
01bd7564 2711
75e80683 2712 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
d27ed387
SH		 2713}
2714
40b01727
SH		 2715/* Hardware/software error handling */
2716static void sky2_err_intr(struct sky2_hw *hw, u32 status)
cd28ab6a 2717{
40b01727
SH		 2718 if (net_ratelimit())
2719 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
cd28ab6a 2720
1e5f1283
SH		 2721 if (status & Y2_IS_HW_ERR)
2722 sky2_hw_intr(hw);
d257924e 2723
1e5f1283
SH		 2724 if (status & Y2_IS_IRQ_MAC1)
2725 sky2_mac_intr(hw, 0);
cd28ab6a 2726
1e5f1283
SH		 2727 if (status & Y2_IS_IRQ_MAC2)
2728 sky2_mac_intr(hw, 1);
cd28ab6a 2729
1e5f1283 2730 if (status & Y2_IS_CHK_RX1)
c119731d 2731 sky2_le_error(hw, 0, Q_R1);
d257924e 2732
1e5f1283 2733 if (status & Y2_IS_CHK_RX2)
c119731d 2734 sky2_le_error(hw, 1, Q_R2);
d257924e 2735
1e5f1283 2736 if (status & Y2_IS_CHK_TXA1)
c119731d 2737 sky2_le_error(hw, 0, Q_XA1);
d257924e 2738
1e5f1283 2739 if (status & Y2_IS_CHK_TXA2)
c119731d 2740 sky2_le_error(hw, 1, Q_XA2);
40b01727
SH		 2741}
2742
bea3348e 2743static int sky2_poll(struct napi_struct *napi, int work_limit)
40b01727 2744{
bea3348e 2745 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
40b01727 2746 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
6f535763 2747 int work_done = 0;
26691830 2748 u16 idx;
40b01727
SH		 2749
2750 if (unlikely(status & Y2_IS_ERROR))
2751 sky2_err_intr(hw, status);
2752
2753 if (status & Y2_IS_IRQ_PHY1)
2754 sky2_phy_intr(hw, 0);
2755
2756 if (status & Y2_IS_IRQ_PHY2)
2757 sky2_phy_intr(hw, 1);
cd28ab6a 2758
26691830
SH		 2759 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
2760 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
6f535763
DM		 2761
2762 if (work_done >= work_limit)
26691830
SH		 2763 goto done;
2764 }
6f535763 2765
26691830
SH		 2766 napi_complete(napi);
2767 sky2_read32(hw, B0_Y2_SP_LISR);
2768done:
6f535763 2769
bea3348e 2770 return work_done;
e07b1aa8
SH		 2771}
2772
7d12e780 2773static irqreturn_t sky2_intr(int irq, void *dev_id)
e07b1aa8
SH		 2774{
2775 struct sky2_hw *hw = dev_id;
e07b1aa8
SH		 2776 u32 status;
2777
2778 /* Reading this mask interrupts as side effect */
2779 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2780 if (status == 0 || status == ~0)
2781 return IRQ_NONE;
793b883e 2782
e07b1aa8 2783 prefetch(&hw->st_le[hw->st_idx]);
bea3348e
SH		 2784
2785 napi_schedule(&hw->napi);
793b883e 2786
cd28ab6a
SH		 2787 return IRQ_HANDLED;
2788}
2789
2790#ifdef CONFIG_NET_POLL_CONTROLLER
2791static void sky2_netpoll(struct net_device *dev)
2792{
2793 struct sky2_port *sky2 = netdev_priv(dev);
2794
bea3348e 2795 napi_schedule(&sky2->hw->napi);
cd28ab6a
SH		 2796}
2797#endif
2798
2799/* Chip internal frequency for clock calculations */
05745c4a 2800static u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2801{
793b883e 2802 switch (hw->chip_id) {
cd28ab6a 2803 case CHIP_ID_YUKON_EC:
5a5b1ea0 2804 case CHIP_ID_YUKON_EC_U:
93745494 2805 case CHIP_ID_YUKON_EX:
ed4d4161 2806 case CHIP_ID_YUKON_SUPR:
0ce8b98d 2807 case CHIP_ID_YUKON_UL_2:
05745c4a
SH		 2808 return 125;
2809
cd28ab6a 2810 case CHIP_ID_YUKON_FE:
05745c4a
SH		 2811 return 100;
2812
2813 case CHIP_ID_YUKON_FE_P:
2814 return 50;
2815
2816 case CHIP_ID_YUKON_XL:
2817 return 156;
2818
2819 default:
2820 BUG();
cd28ab6a
SH		 2821 }
2822}
2823
fb17358f 2824static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2825{
fb17358f 2826 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2827}
2828
fb17358f 2829static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2830{
fb17358f 2831 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2832}
2833
fb17358f 2834
e3173832 2835static int __devinit sky2_init(struct sky2_hw *hw)
cd28ab6a 2836{
b89165f2 2837 u8 t8;
cd28ab6a 2838
167f53d0 2839 /* Enable all clocks and check for bad PCI access */
b32f40c4 2840 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
451af335 2841
cd28ab6a 2842 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2843
cd28ab6a 2844 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
ea76e635
SH		 2845 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2846
2847 switch(hw->chip_id) {
2848 case CHIP_ID_YUKON_XL:
39dbd958 2849 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
ea76e635
SH		 2850 break;
2851
2852 case CHIP_ID_YUKON_EC_U:
2853 hw->flags = SKY2_HW_GIGABIT
2854 | SKY2_HW_NEWER_PHY
2855 | SKY2_HW_ADV_POWER_CTL;
2856 break;
2857
2858 case CHIP_ID_YUKON_EX:
2859 hw->flags = SKY2_HW_GIGABIT
2860 | SKY2_HW_NEWER_PHY
2861 | SKY2_HW_NEW_LE
2862 | SKY2_HW_ADV_POWER_CTL;
2863
2864 /* New transmit checksum */
2865 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2866 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2867 break;
2868
2869 case CHIP_ID_YUKON_EC:
2870 /* This rev is really old, and requires untested workarounds */
2871 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2872 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2873 return -EOPNOTSUPP;
2874 }
39dbd958 2875 hw->flags = SKY2_HW_GIGABIT;
ea76e635
SH		 2876 break;
2877
2878 case CHIP_ID_YUKON_FE:
ea76e635
SH		 2879 break;
2880
05745c4a
SH		 2881 case CHIP_ID_YUKON_FE_P:
2882 hw->flags = SKY2_HW_NEWER_PHY
2883 | SKY2_HW_NEW_LE
2884 | SKY2_HW_AUTO_TX_SUM
2885 | SKY2_HW_ADV_POWER_CTL;
2886 break;
ed4d4161
SH		 2887
2888 case CHIP_ID_YUKON_SUPR:
2889 hw->flags = SKY2_HW_GIGABIT
2890 | SKY2_HW_NEWER_PHY
2891 | SKY2_HW_NEW_LE
2892 | SKY2_HW_AUTO_TX_SUM
2893 | SKY2_HW_ADV_POWER_CTL;
2894 break;
2895
0ce8b98d
SH		 2896 case CHIP_ID_YUKON_UL_2:
2897 hw->flags = SKY2_HW_GIGABIT
2898 | SKY2_HW_ADV_POWER_CTL;
2899 break;
2900
ea76e635 2901 default:
b02a9258
SH		 2902 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2903 hw->chip_id);
cd28ab6a
SH		 2904 return -EOPNOTSUPP;
2905 }
2906
ea76e635
SH		 2907 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2908 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2909 hw->flags |= SKY2_HW_FIBRE_PHY;
290d4de5 2910
e3173832
SH		 2911 hw->ports = 1;
2912 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2913 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2914 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2915 ++hw->ports;
2916 }
2917
2918 return 0;
2919}
2920
2921static void sky2_reset(struct sky2_hw *hw)
2922{
555382cb 2923 struct pci_dev *pdev = hw->pdev;
e3173832 2924 u16 status;
555382cb
SH		 2925 int i, cap;
2926 u32 hwe_mask = Y2_HWE_ALL_MASK;
e3173832 2927
cd28ab6a 2928 /* disable ASF */
4f44d8ba
SH		 2929 if (hw->chip_id == CHIP_ID_YUKON_EX) {
2930 status = sky2_read16(hw, HCU_CCSR);
2931 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
2932 HCU_CCSR_UC_STATE_MSK);
2933 sky2_write16(hw, HCU_CCSR, status);
2934 } else
2935 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2936 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
cd28ab6a
SH		 2937
2938 /* do a SW reset */
2939 sky2_write8(hw, B0_CTST, CS_RST_SET);
2940 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2941
ac93a394
SH		 2942 /* allow writes to PCI config */
2943 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2944
cd28ab6a 2945 /* clear PCI errors, if any */
b32f40c4 2946 status = sky2_pci_read16(hw, PCI_STATUS);
167f53d0 2947 status |= PCI_STATUS_ERROR_BITS;
b32f40c4 2948 sky2_pci_write16(hw, PCI_STATUS, status);
cd28ab6a
SH		 2949
2950 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2951
555382cb
SH		 2952 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2953 if (cap) {
7782c8c4
SH		 2954 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2955 0xfffffffful);
555382cb
SH		 2956
2957 /* If error bit is stuck on ignore it */
2958 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
2959 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
7782c8c4 2960 else
555382cb
SH		 2961 hwe_mask |= Y2_IS_PCI_EXP;
2962 }
cd28ab6a 2963
ae306cca 2964 sky2_power_on(hw);
82637e80 2965 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2966
2967 for (i = 0; i < hw->ports; i++) {
2968 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2969 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
69161611 2970
ed4d4161
SH		 2971 if (hw->chip_id == CHIP_ID_YUKON_EX ||
2972 hw->chip_id == CHIP_ID_YUKON_SUPR)
69161611
SH		 2973 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
2974 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
2975 | GMC_BYP_RETR_ON);
cd28ab6a
SH		 2976 }
2977
793b883e
SH		 2978 /* Clear I2C IRQ noise */
2979 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2980
2981 /* turn off hardware timer (unused) */
2982 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2983 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2984
cd28ab6a
SH		 2985 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2986
69634ee7
SH		 2987 /* Turn off descriptor polling */
2988 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 2989
2990 /* Turn off receive timestamp */
2991 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 2992 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2993
2994 /* enable the Tx Arbiters */
2995 for (i = 0; i < hw->ports; i++)
2996 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2997
2998 /* Initialize ram interface */
2999 for (i = 0; i < hw->ports; i++) {
793b883e 3000 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 3001
3002 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
3003 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
3004 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
3005 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
3006 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
3007 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
3008 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
3009 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
3010 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
3011 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
3012 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
3013 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
3014 }
3015
555382cb 3016 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
cd28ab6a 3017
cd28ab6a 3018 for (i = 0; i < hw->ports; i++)
d3bcfbeb 3019 sky2_gmac_reset(hw, i);
cd28ab6a 3020
cd28ab6a
SH		 3021 memset(hw->st_le, 0, STATUS_LE_BYTES);
3022 hw->st_idx = 0;
3023
3024 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
3025 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
3026
3027 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 3028 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 3029
3030 /* Set the list last index */
793b883e 3031 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 3032
290d4de5
SH		 3033 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3034 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 3035
290d4de5
SH		 3036 /* set Status-FIFO ISR watermark */
3037 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3038 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3039 else
3040 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 3041
290d4de5 3042 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 3043 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3044 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 3045
793b883e 3046 /* enable status unit */
cd28ab6a
SH		 3047 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3048
3049 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3050 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3051 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
e3173832
SH		 3052}
3053
af18d8b8
SH		 3054/* Take device down (offline).
3055 * Equivalent to doing dev_stop() but this does not
3056 * inform upper layers of the transistion.
3057 */
3058static void sky2_detach(struct net_device *dev)
3059{
3060 if (netif_running(dev)) {
3061 netif_device_detach(dev); /* stop txq */
3062 sky2_down(dev);
3063 }
3064}
3065
3066/* Bring device back after doing sky2_detach */
3067static int sky2_reattach(struct net_device *dev)
3068{
3069 int err = 0;
3070
3071 if (netif_running(dev)) {
3072 err = sky2_up(dev);
3073 if (err) {
3074 printk(KERN_INFO PFX "%s: could not restart %d\n",
3075 dev->name, err);
3076 dev_close(dev);
3077 } else {
3078 netif_device_attach(dev);
3079 sky2_set_multicast(dev);
3080 }
3081 }
3082
3083 return err;
3084}
3085
81906791
SH		 3086static void sky2_restart(struct work_struct *work)
3087{
3088 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
af18d8b8 3089 int i;
81906791 3090
81906791 3091 rtnl_lock();
af18d8b8
SH		 3092 for (i = 0; i < hw->ports; i++)
3093 sky2_detach(hw->dev[i]);
81906791 3094
8cfcbe99
SH		 3095 napi_disable(&hw->napi);
3096 sky2_write32(hw, B0_IMSK, 0);
81906791
SH		 3097 sky2_reset(hw);
3098 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 3099 napi_enable(&hw->napi);
81906791 3100
af18d8b8
SH		 3101 for (i = 0; i < hw->ports; i++)
3102 sky2_reattach(hw->dev[i]);
81906791 3103
81906791
SH		 3104 rtnl_unlock();
3105}
3106
e3173832
SH		 3107static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3108{
3109 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3110}
3111
3112static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3113{
3114 const struct sky2_port *sky2 = netdev_priv(dev);
3115
3116 wol->supported = sky2_wol_supported(sky2->hw);
3117 wol->wolopts = sky2->wol;
3118}
3119
3120static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3121{
3122 struct sky2_port *sky2 = netdev_priv(dev);
3123 struct sky2_hw *hw = sky2->hw;
cd28ab6a 3124
9d731d77
RW		 3125 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw))
3126 || !device_can_wakeup(&hw->pdev->dev))
e3173832
SH		 3127 return -EOPNOTSUPP;
3128
3129 sky2->wol = wol->wolopts;
3130
05745c4a
SH		 3131 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3132 hw->chip_id == CHIP_ID_YUKON_EX ||
3133 hw->chip_id == CHIP_ID_YUKON_FE_P)
e3173832
SH		 3134 sky2_write32(hw, B0_CTST, sky2->wol
3135 ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
3136
9d731d77
RW		 3137 device_set_wakeup_enable(&hw->pdev->dev, sky2->wol);
3138
e3173832
SH		 3139 if (!netif_running(dev))
3140 sky2_wol_init(sky2);
cd28ab6a
SH		 3141 return 0;
3142}
3143
28bd181a 3144static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a 3145{
b89165f2
SH		 3146 if (sky2_is_copper(hw)) {
3147 u32 modes = SUPPORTED_10baseT_Half
3148 | SUPPORTED_10baseT_Full
3149 | SUPPORTED_100baseT_Half
3150 | SUPPORTED_100baseT_Full
3151 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a 3152
ea76e635 3153 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a 3154 modes |= SUPPORTED_1000baseT_Half
b89165f2
SH		 3155 | SUPPORTED_1000baseT_Full;
3156 return modes;
cd28ab6a 3157 } else
b89165f2
SH		 3158 return SUPPORTED_1000baseT_Half
3159 | SUPPORTED_1000baseT_Full
3160 | SUPPORTED_Autoneg
3161 | SUPPORTED_FIBRE;
cd28ab6a
SH		 3162}
3163
793b883e 3164static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 3165{
3166 struct sky2_port *sky2 = netdev_priv(dev);
3167 struct sky2_hw *hw = sky2->hw;
3168
3169 ecmd->transceiver = XCVR_INTERNAL;
3170 ecmd->supported = sky2_supported_modes(hw);
3171 ecmd->phy_address = PHY_ADDR_MARV;
b89165f2 3172 if (sky2_is_copper(hw)) {
cd28ab6a 3173 ecmd->port = PORT_TP;
b89165f2
SH		 3174 ecmd->speed = sky2->speed;
3175 } else {
3176 ecmd->speed = SPEED_1000;
cd28ab6a 3177 ecmd->port = PORT_FIBRE;
b89165f2 3178 }
cd28ab6a
SH		 3179
3180 ecmd->advertising = sky2->advertising;
0ea065e5
SH		 3181 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_SPEED)
3182 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3183 ecmd->duplex = sky2->duplex;
3184 return 0;
3185}
3186
3187static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3188{
3189 struct sky2_port *sky2 = netdev_priv(dev);
3190 const struct sky2_hw *hw = sky2->hw;
3191 u32 supported = sky2_supported_modes(hw);
3192
3193 if (ecmd->autoneg == AUTONEG_ENABLE) {
0ea065e5 3194 sky2->flags |= SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3195 ecmd->advertising = supported;
3196 sky2->duplex = -1;
3197 sky2->speed = -1;
3198 } else {
3199 u32 setting;
3200
793b883e 3201 switch (ecmd->speed) {
cd28ab6a
SH		 3202 case SPEED_1000:
3203 if (ecmd->duplex == DUPLEX_FULL)
3204 setting = SUPPORTED_1000baseT_Full;
3205 else if (ecmd->duplex == DUPLEX_HALF)
3206 setting = SUPPORTED_1000baseT_Half;
3207 else
3208 return -EINVAL;
3209 break;
3210 case SPEED_100:
3211 if (ecmd->duplex == DUPLEX_FULL)
3212 setting = SUPPORTED_100baseT_Full;
3213 else if (ecmd->duplex == DUPLEX_HALF)
3214 setting = SUPPORTED_100baseT_Half;
3215 else
3216 return -EINVAL;
3217 break;
3218
3219 case SPEED_10:
3220 if (ecmd->duplex == DUPLEX_FULL)
3221 setting = SUPPORTED_10baseT_Full;
3222 else if (ecmd->duplex == DUPLEX_HALF)
3223 setting = SUPPORTED_10baseT_Half;
3224 else
3225 return -EINVAL;
3226 break;
3227 default:
3228 return -EINVAL;
3229 }
3230
3231 if ((setting & supported) == 0)
3232 return -EINVAL;
3233
3234 sky2->speed = ecmd->speed;
3235 sky2->duplex = ecmd->duplex;
0ea065e5 3236 sky2->flags &= ~SKY2_FLAG_AUTO_SPEED;
cd28ab6a
SH		 3237 }
3238
cd28ab6a
SH		 3239 sky2->advertising = ecmd->advertising;
3240
d1b139c0 3241 if (netif_running(dev)) {
1b537565 3242 sky2_phy_reinit(sky2);
d1b139c0
SH		 3243 sky2_set_multicast(dev);
3244 }
cd28ab6a
SH		 3245
3246 return 0;
3247}
3248
3249static void sky2_get_drvinfo(struct net_device *dev,
3250 struct ethtool_drvinfo *info)
3251{
3252 struct sky2_port *sky2 = netdev_priv(dev);
3253
3254 strcpy(info->driver, DRV_NAME);
3255 strcpy(info->version, DRV_VERSION);
3256 strcpy(info->fw_version, "N/A");
3257 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3258}
3259
3260static const struct sky2_stat {
793b883e
SH		 3261 char name[ETH_GSTRING_LEN];
3262 u16 offset;
cd28ab6a
SH		 3263} sky2_stats[] = {
3264 { "tx_bytes", GM_TXO_OK_HI },
3265 { "rx_bytes", GM_RXO_OK_HI },
3266 { "tx_broadcast", GM_TXF_BC_OK },
3267 { "rx_broadcast", GM_RXF_BC_OK },
3268 { "tx_multicast", GM_TXF_MC_OK },
3269 { "rx_multicast", GM_RXF_MC_OK },
3270 { "tx_unicast", GM_TXF_UC_OK },
3271 { "rx_unicast", GM_RXF_UC_OK },
3272 { "tx_mac_pause", GM_TXF_MPAUSE },
3273 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 3274 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 3275 { "late_collision",GM_TXF_LAT_COL },
3276 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 3277 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 3278 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 3279
d2604540 3280 { "rx_short", GM_RXF_SHT },
cd28ab6a 3281 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 3282 { "rx_64_byte_packets", GM_RXF_64B },
3283 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3284 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3285 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3286 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3287 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3288 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 3289 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 3290 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3291 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 3292 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 3293
3294 { "tx_64_byte_packets", GM_TXF_64B },
3295 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3296 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3297 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3298 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3299 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3300 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3301 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 3302};
3303
cd28ab6a
SH		 3304static u32 sky2_get_rx_csum(struct net_device *dev)
3305{
3306 struct sky2_port *sky2 = netdev_priv(dev);
3307
0ea065e5 3308 return !!(sky2->flags & SKY2_FLAG_RX_CHECKSUM);
cd28ab6a
SH		 3309}
3310
3311static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3312{
3313 struct sky2_port *sky2 = netdev_priv(dev);
3314
0ea065e5
SH		 3315 if (data)
3316 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
3317 else
3318 sky2->flags &= ~SKY2_FLAG_RX_CHECKSUM;
793b883e 3319
cd28ab6a
SH		 3320 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3321 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3322
3323 return 0;
3324}
3325
3326static u32 sky2_get_msglevel(struct net_device *netdev)
3327{
3328 struct sky2_port *sky2 = netdev_priv(netdev);
3329 return sky2->msg_enable;
3330}
3331
9a7ae0a9
SH		 3332static int sky2_nway_reset(struct net_device *dev)
3333{
3334 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9 3335
0ea065e5 3336 if (!netif_running(dev) || !(sky2->flags & SKY2_FLAG_AUTO_SPEED))
9a7ae0a9
SH		 3337 return -EINVAL;
3338
1b537565 3339 sky2_phy_reinit(sky2);
d1b139c0 3340 sky2_set_multicast(dev);
9a7ae0a9
SH		 3341
3342 return 0;
3343}
3344
793b883e 3345static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 3346{
3347 struct sky2_hw *hw = sky2->hw;
3348 unsigned port = sky2->port;
3349 int i;
3350
3351 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 3352 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 3353 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 3354 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 3355
793b883e 3356 for (i = 2; i < count; i++)
cd28ab6a
SH		 3357 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3358}
3359
cd28ab6a
SH		 3360static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3361{
3362 struct sky2_port *sky2 = netdev_priv(netdev);
3363 sky2->msg_enable = value;
3364}
3365
b9f2c044 3366static int sky2_get_sset_count(struct net_device *dev, int sset)
cd28ab6a 3367{
b9f2c044
JG		 3368 switch (sset) {
3369 case ETH_SS_STATS:
3370 return ARRAY_SIZE(sky2_stats);
3371 default:
3372 return -EOPNOTSUPP;
3373 }
cd28ab6a
SH		 3374}
3375
3376static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 3377 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 3378{
3379 struct sky2_port *sky2 = netdev_priv(dev);
3380
793b883e 3381 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 3382}
3383
793b883e 3384static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 3385{
3386 int i;
3387
3388 switch (stringset) {
3389 case ETH_SS_STATS:
3390 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3391 memcpy(data + i * ETH_GSTRING_LEN,
3392 sky2_stats[i].name, ETH_GSTRING_LEN);
3393 break;
3394 }
3395}
3396
cd28ab6a
SH		 3397static int sky2_set_mac_address(struct net_device *dev, void *p)
3398{
3399 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 3400 struct sky2_hw *hw = sky2->hw;
3401 unsigned port = sky2->port;
3402 const struct sockaddr *addr = p;
cd28ab6a
SH		 3403
3404 if (!is_valid_ether_addr(addr->sa_data))
3405 return -EADDRNOTAVAIL;
3406
cd28ab6a 3407 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 3408 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 3409 dev->dev_addr, ETH_ALEN);
a8ab1ec0 3410 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 3411 dev->dev_addr, ETH_ALEN);
1b537565 3412
a8ab1ec0
SH		 3413 /* virtual address for data */
3414 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3415
3416 /* physical address: used for pause frames */
3417 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 3418
3419 return 0;
cd28ab6a
SH		 3420}
3421
a052b52f
SH		 3422static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3423{
3424 u32 bit;
3425
3426 bit = ether_crc(ETH_ALEN, addr) & 63;
3427 filter[bit >> 3] |= 1 << (bit & 7);
3428}
3429
cd28ab6a
SH		 3430static void sky2_set_multicast(struct net_device *dev)
3431{
3432 struct sky2_port *sky2 = netdev_priv(dev);
3433 struct sky2_hw *hw = sky2->hw;
3434 unsigned port = sky2->port;
3435 struct dev_mc_list *list = dev->mc_list;
3436 u16 reg;
3437 u8 filter[8];
a052b52f
SH		 3438 int rx_pause;
3439 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
cd28ab6a 3440
a052b52f 3441 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
cd28ab6a
SH		 3442 memset(filter, 0, sizeof(filter));
3443
3444 reg = gma_read16(hw, port, GM_RX_CTRL);
3445 reg |= GM_RXCR_UCF_ENA;
3446
d571b694 3447 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 3448 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
a052b52f 3449 else if (dev->flags & IFF_ALLMULTI)
cd28ab6a 3450 memset(filter, 0xff, sizeof(filter));
a052b52f 3451 else if (dev->mc_count == 0 && !rx_pause)
cd28ab6a
SH		 3452 reg &= ~GM_RXCR_MCF_ENA;
3453 else {
3454 int i;
3455 reg |= GM_RXCR_MCF_ENA;
3456
a052b52f
SH		 3457 if (rx_pause)
3458 sky2_add_filter(filter, pause_mc_addr);
3459
3460 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3461 sky2_add_filter(filter, list->dmi_addr);
cd28ab6a
SH		 3462 }
3463
cd28ab6a 3464 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 3465 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 3466 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 3467 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 3468 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 3469 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 3470 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 3471 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 3472
3473 gma_write16(hw, port, GM_RX_CTRL, reg);
3474}
3475
3476/* Can have one global because blinking is controlled by
3477 * ethtool and that is always under RTNL mutex
3478 */
a84d0a3d 3479static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
cd28ab6a 3480{
a84d0a3d
SH		 3481 struct sky2_hw *hw = sky2->hw;
3482 unsigned port = sky2->port;
793b883e 3483
a84d0a3d
SH		 3484 spin_lock_bh(&sky2->phy_lock);
3485 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3486 hw->chip_id == CHIP_ID_YUKON_EX ||
3487 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3488 u16 pg;
793b883e
SH		 3489 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3490 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
793b883e 3491
a84d0a3d
SH		 3492 switch (mode) {
3493 case MO_LED_OFF:
3494 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3495 PHY_M_LEDC_LOS_CTRL(8) |
3496 PHY_M_LEDC_INIT_CTRL(8) |
3497 PHY_M_LEDC_STA1_CTRL(8) |
3498 PHY_M_LEDC_STA0_CTRL(8));
3499 break;
3500 case MO_LED_ON:
3501 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3502 PHY_M_LEDC_LOS_CTRL(9) |
3503 PHY_M_LEDC_INIT_CTRL(9) |
3504 PHY_M_LEDC_STA1_CTRL(9) |
3505 PHY_M_LEDC_STA0_CTRL(9));
3506 break;
3507 case MO_LED_BLINK:
3508 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3509 PHY_M_LEDC_LOS_CTRL(0xa) |
3510 PHY_M_LEDC_INIT_CTRL(0xa) |
3511 PHY_M_LEDC_STA1_CTRL(0xa) |
3512 PHY_M_LEDC_STA0_CTRL(0xa));
3513 break;
3514 case MO_LED_NORM:
3515 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3516 PHY_M_LEDC_LOS_CTRL(1) |
3517 PHY_M_LEDC_INIT_CTRL(8) |
3518 PHY_M_LEDC_STA1_CTRL(7) |
3519 PHY_M_LEDC_STA0_CTRL(7));
3520 }
793b883e 3521
a84d0a3d
SH		 3522 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3523 } else
7d2e3cb7 3524 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
a84d0a3d
SH		 3525 PHY_M_LED_MO_DUP(mode) |
3526 PHY_M_LED_MO_10(mode) |
3527 PHY_M_LED_MO_100(mode) |
3528 PHY_M_LED_MO_1000(mode) |
3529 PHY_M_LED_MO_RX(mode) |
3530 PHY_M_LED_MO_TX(mode));
3531
3532 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 3533}
3534
3535/* blink LED's for finding board */
3536static int sky2_phys_id(struct net_device *dev, u32 data)
3537{
3538 struct sky2_port *sky2 = netdev_priv(dev);
a84d0a3d 3539 unsigned int i;
cd28ab6a 3540
a84d0a3d
SH		 3541 if (data == 0)
3542 data = UINT_MAX;
cd28ab6a 3543
a84d0a3d
SH		 3544 for (i = 0; i < data; i++) {
3545 sky2_led(sky2, MO_LED_ON);
3546 if (msleep_interruptible(500))
3547 break;
3548 sky2_led(sky2, MO_LED_OFF);
3549 if (msleep_interruptible(500))
3550 break;
793b883e 3551 }
a84d0a3d 3552 sky2_led(sky2, MO_LED_NORM);
cd28ab6a
SH		 3553
3554 return 0;
3555}
3556
3557static void sky2_get_pauseparam(struct net_device *dev,
3558 struct ethtool_pauseparam *ecmd)
3559{
3560 struct sky2_port *sky2 = netdev_priv(dev);
3561
16ad91e1
SH		 3562 switch (sky2->flow_mode) {
3563 case FC_NONE:
3564 ecmd->tx_pause = ecmd->rx_pause = 0;
3565 break;
3566 case FC_TX:
3567 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3568 break;
3569 case FC_RX:
3570 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3571 break;
3572 case FC_BOTH:
3573 ecmd->tx_pause = ecmd->rx_pause = 1;
3574 }
3575
0ea065e5
SH		 3576 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_PAUSE)
3577 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
cd28ab6a
SH		 3578}
3579
3580static int sky2_set_pauseparam(struct net_device *dev,
3581 struct ethtool_pauseparam *ecmd)
3582{
3583 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 3584
0ea065e5
SH		 3585 if (ecmd->autoneg == AUTONEG_ENABLE)
3586 sky2->flags |= SKY2_FLAG_AUTO_PAUSE;
3587 else
3588 sky2->flags &= ~SKY2_FLAG_AUTO_PAUSE;
3589
16ad91e1 3590 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
cd28ab6a 3591
16ad91e1
SH		 3592 if (netif_running(dev))
3593 sky2_phy_reinit(sky2);
cd28ab6a 3594
2eaba1a2 3595 return 0;
cd28ab6a
SH		 3596}
3597
fb17358f
SH		 3598static int sky2_get_coalesce(struct net_device *dev,
3599 struct ethtool_coalesce *ecmd)
3600{
3601 struct sky2_port *sky2 = netdev_priv(dev);
3602 struct sky2_hw *hw = sky2->hw;
3603
3604 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3605 ecmd->tx_coalesce_usecs = 0;
3606 else {
3607 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3608 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3609 }
3610 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3611
3612 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3613 ecmd->rx_coalesce_usecs = 0;
3614 else {
3615 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3616 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3617 }
3618 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3619
3620 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3621 ecmd->rx_coalesce_usecs_irq = 0;
3622 else {
3623 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3624 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3625 }
3626
3627 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3628
3629 return 0;
3630}
3631
3632/* Note: this affect both ports */
3633static int sky2_set_coalesce(struct net_device *dev,
3634 struct ethtool_coalesce *ecmd)
3635{
3636 struct sky2_port *sky2 = netdev_priv(dev);
3637 struct sky2_hw *hw = sky2->hw;
77b3d6a2 3638 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 3639
77b3d6a2
SH		 3640 if (ecmd->tx_coalesce_usecs > tmax ||
3641 ecmd->rx_coalesce_usecs > tmax ||
3642 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 3643 return -EINVAL;
3644
ee5f68fe 3645 if (ecmd->tx_max_coalesced_frames >= sky2->tx_ring_size-1)
fb17358f 3646 return -EINVAL;
ff81fbbe 3647 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 3648 return -EINVAL;
ff81fbbe 3649 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 3650 return -EINVAL;
3651
3652 if (ecmd->tx_coalesce_usecs == 0)
3653 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3654 else {
3655 sky2_write32(hw, STAT_TX_TIMER_INI,
3656 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3657 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3658 }
3659 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3660
3661 if (ecmd->rx_coalesce_usecs == 0)
3662 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3663 else {
3664 sky2_write32(hw, STAT_LEV_TIMER_INI,
3665 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3666 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3667 }
3668 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3669
3670 if (ecmd->rx_coalesce_usecs_irq == 0)
3671 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3672 else {
d28d4870 3673 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 3674 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3675 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3676 }
3677 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3678 return 0;
3679}
3680
793b883e
SH		 3681static void sky2_get_ringparam(struct net_device *dev,
3682 struct ethtool_ringparam *ering)
3683{
3684 struct sky2_port *sky2 = netdev_priv(dev);
3685
3686 ering->rx_max_pending = RX_MAX_PENDING;
3687 ering->rx_mini_max_pending = 0;
3688 ering->rx_jumbo_max_pending = 0;
ee5f68fe 3689 ering->tx_max_pending = TX_MAX_PENDING;
793b883e
SH		 3690
3691 ering->rx_pending = sky2->rx_pending;
3692 ering->rx_mini_pending = 0;
3693 ering->rx_jumbo_pending = 0;
3694 ering->tx_pending = sky2->tx_pending;
3695}
3696
3697static int sky2_set_ringparam(struct net_device *dev,
3698 struct ethtool_ringparam *ering)
3699{
3700 struct sky2_port *sky2 = netdev_priv(dev);
793b883e
SH		 3701
3702 if (ering->rx_pending > RX_MAX_PENDING ||
3703 ering->rx_pending < 8 ||
ee5f68fe
SH		 3704 ering->tx_pending < TX_MIN_PENDING ||
3705 ering->tx_pending > TX_MAX_PENDING)
793b883e
SH		 3706 return -EINVAL;
3707
af18d8b8 3708 sky2_detach(dev);
793b883e
SH		 3709
3710 sky2->rx_pending = ering->rx_pending;
3711 sky2->tx_pending = ering->tx_pending;
ee5f68fe 3712 sky2->tx_ring_size = roundup_pow_of_two(sky2->tx_pending+1);
793b883e 3713
af18d8b8 3714 return sky2_reattach(dev);
793b883e
SH		 3715}
3716
793b883e
SH		 3717static int sky2_get_regs_len(struct net_device *dev)
3718{
6e4cbb34 3719 return 0x4000;
793b883e
SH		 3720}
3721
3722/*
3723 * Returns copy of control register region
3ead5db7 3724 * Note: ethtool_get_regs always provides full size (16k) buffer
793b883e
SH		 3725 */
3726static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3727 void *p)
3728{
3729 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3730 const void __iomem *io = sky2->hw->regs;
295b54c4 3731 unsigned int b;
793b883e
SH		 3732
3733 regs->version = 1;
793b883e 3734
295b54c4
SH		 3735 for (b = 0; b < 128; b++) {
3736 /* This complicated switch statement is to make sure and
3737 * only access regions that are unreserved.
3738 * Some blocks are only valid on dual port cards.
3739 * and block 3 has some special diagnostic registers that
3740 * are poison.
3741 */
3742 switch (b) {
3743 case 3:
3744 /* skip diagnostic ram region */
3745 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
3746 break;
3ead5db7 3747
295b54c4
SH		 3748 /* dual port cards only */
3749 case 5: /* Tx Arbiter 2 */
3750 case 9: /* RX2 */
3751 case 14 ... 15: /* TX2 */
3752 case 17: case 19: /* Ram Buffer 2 */
3753 case 22 ... 23: /* Tx Ram Buffer 2 */
3754 case 25: /* Rx MAC Fifo 1 */
3755 case 27: /* Tx MAC Fifo 2 */
3756 case 31: /* GPHY 2 */
3757 case 40 ... 47: /* Pattern Ram 2 */
3758 case 52: case 54: /* TCP Segmentation 2 */
3759 case 112 ... 116: /* GMAC 2 */
3760 if (sky2->hw->ports == 1)
3761 goto reserved;
3762 /* fall through */
3763 case 0: /* Control */
3764 case 2: /* Mac address */
3765 case 4: /* Tx Arbiter 1 */
3766 case 7: /* PCI express reg */
3767 case 8: /* RX1 */
3768 case 12 ... 13: /* TX1 */
3769 case 16: case 18:/* Rx Ram Buffer 1 */
3770 case 20 ... 21: /* Tx Ram Buffer 1 */
3771 case 24: /* Rx MAC Fifo 1 */
3772 case 26: /* Tx MAC Fifo 1 */
3773 case 28 ... 29: /* Descriptor and status unit */
3774 case 30: /* GPHY 1*/
3775 case 32 ... 39: /* Pattern Ram 1 */
3776 case 48: case 50: /* TCP Segmentation 1 */
3777 case 56 ... 60: /* PCI space */
3778 case 80 ... 84: /* GMAC 1 */
3779 memcpy_fromio(p, io, 128);
3780 break;
3781 default:
3782reserved:
3783 memset(p, 0, 128);
3784 }
3ead5db7 3785
295b54c4
SH		 3786 p += 128;
3787 io += 128;
3788 }
793b883e 3789}
cd28ab6a 3790
b628ed98
SH		 3791/* In order to do Jumbo packets on these chips, need to turn off the
3792 * transmit store/forward. Therefore checksum offload won't work.
3793 */
3794static int no_tx_offload(struct net_device *dev)
3795{
3796 const struct sky2_port *sky2 = netdev_priv(dev);
3797 const struct sky2_hw *hw = sky2->hw;
3798
69161611 3799 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
b628ed98
SH		 3800}
3801
3802static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3803{
3804 if (data && no_tx_offload(dev))
3805 return -EINVAL;
3806
3807 return ethtool_op_set_tx_csum(dev, data);
3808}
3809
3810
3811static int sky2_set_tso(struct net_device *dev, u32 data)
3812{
3813 if (data && no_tx_offload(dev))
3814 return -EINVAL;
3815
3816 return ethtool_op_set_tso(dev, data);
3817}
3818
f4331a6d
SH		 3819static int sky2_get_eeprom_len(struct net_device *dev)
3820{
3821 struct sky2_port *sky2 = netdev_priv(dev);
b32f40c4 3822 struct sky2_hw *hw = sky2->hw;
f4331a6d
SH		 3823 u16 reg2;
3824
b32f40c4 3825 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
f4331a6d
SH		 3826 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3827}
3828
1413235c 3829static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
f4331a6d 3830{
1413235c 3831 unsigned long start = jiffies;
f4331a6d 3832
1413235c
SH		 3833 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
3834 /* Can take up to 10.6 ms for write */
3835 if (time_after(jiffies, start + HZ/4)) {
3836 dev_err(&hw->pdev->dev, PFX "VPD cycle timed out");
3837 return -ETIMEDOUT;
3838 }
3839 mdelay(1);
3840 }
167f53d0 3841
1413235c
SH		 3842 return 0;
3843}
167f53d0 3844
1413235c
SH		 3845static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
3846 u16 offset, size_t length)
3847{
3848 int rc = 0;
3849
3850 while (length > 0) {
3851 u32 val;
3852
3853 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
3854 rc = sky2_vpd_wait(hw, cap, 0);
3855 if (rc)
3856 break;
3857
3858 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
3859
3860 memcpy(data, &val, min(sizeof(val), length));
3861 offset += sizeof(u32);
3862 data += sizeof(u32);
3863 length -= sizeof(u32);
3864 }
3865
3866 return rc;
f4331a6d
SH		 3867}
3868
1413235c
SH		 3869static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
3870 u16 offset, unsigned int length)
f4331a6d 3871{
1413235c
SH		 3872 unsigned int i;
3873 int rc = 0;
3874
3875 for (i = 0; i < length; i += sizeof(u32)) {
3876 u32 val = *(u32 *)(data + i);
3877
3878 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
3879 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
3880
3881 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
3882 if (rc)
3883 break;
3884 }
3885 return rc;
f4331a6d
SH		 3886}
3887
3888static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3889 u8 *data)
3890{
3891 struct sky2_port *sky2 = netdev_priv(dev);
3892 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3893
3894 if (!cap)
3895 return -EINVAL;
3896
3897 eeprom->magic = SKY2_EEPROM_MAGIC;
3898
1413235c 3899 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3900}
3901
3902static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3903 u8 *data)
3904{
3905 struct sky2_port *sky2 = netdev_priv(dev);
3906 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3907
3908 if (!cap)
3909 return -EINVAL;
3910
3911 if (eeprom->magic != SKY2_EEPROM_MAGIC)
3912 return -EINVAL;
3913
1413235c
SH		 3914 /* Partial writes not supported */
3915 if ((eeprom->offset & 3) || (eeprom->len & 3))
3916 return -EINVAL;
f4331a6d 3917
1413235c 3918 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3919}
3920
3921
7282d491 3922static const struct ethtool_ops sky2_ethtool_ops = {
f4331a6d
SH		 3923 .get_settings = sky2_get_settings,
3924 .set_settings = sky2_set_settings,
3925 .get_drvinfo = sky2_get_drvinfo,
3926 .get_wol = sky2_get_wol,
3927 .set_wol = sky2_set_wol,
3928 .get_msglevel = sky2_get_msglevel,
3929 .set_msglevel = sky2_set_msglevel,
3930 .nway_reset = sky2_nway_reset,
3931 .get_regs_len = sky2_get_regs_len,
3932 .get_regs = sky2_get_regs,
3933 .get_link = ethtool_op_get_link,
3934 .get_eeprom_len = sky2_get_eeprom_len,
3935 .get_eeprom = sky2_get_eeprom,
3936 .set_eeprom = sky2_set_eeprom,
f4331a6d 3937 .set_sg = ethtool_op_set_sg,
f4331a6d 3938 .set_tx_csum = sky2_set_tx_csum,
f4331a6d
SH		 3939 .set_tso = sky2_set_tso,
3940 .get_rx_csum = sky2_get_rx_csum,
3941 .set_rx_csum = sky2_set_rx_csum,
3942 .get_strings = sky2_get_strings,
3943 .get_coalesce = sky2_get_coalesce,
3944 .set_coalesce = sky2_set_coalesce,
3945 .get_ringparam = sky2_get_ringparam,
3946 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 3947 .get_pauseparam = sky2_get_pauseparam,
3948 .set_pauseparam = sky2_set_pauseparam,
f4331a6d 3949 .phys_id = sky2_phys_id,
b9f2c044 3950 .get_sset_count = sky2_get_sset_count,
cd28ab6a
SH		 3951 .get_ethtool_stats = sky2_get_ethtool_stats,
3952};
3953
3cf26753
SH		 3954#ifdef CONFIG_SKY2_DEBUG
3955
3956static struct dentry *sky2_debug;
3957
e4c2abe2
SH		 3958
3959/*
3960 * Read and parse the first part of Vital Product Data
3961 */
3962#define VPD_SIZE 128
3963#define VPD_MAGIC 0x82
3964
3965static const struct vpd_tag {
3966 char tag[2];
3967 char *label;
3968} vpd_tags[] = {
3969 { "PN", "Part Number" },
3970 { "EC", "Engineering Level" },
3971 { "MN", "Manufacturer" },
3972 { "SN", "Serial Number" },
3973 { "YA", "Asset Tag" },
3974 { "VL", "First Error Log Message" },
3975 { "VF", "Second Error Log Message" },
3976 { "VB", "Boot Agent ROM Configuration" },
3977 { "VE", "EFI UNDI Configuration" },
3978};
3979
3980static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
3981{
3982 size_t vpd_size;
3983 loff_t offs;
3984 u8 len;
3985 unsigned char *buf;
3986 u16 reg2;
3987
3988 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
3989 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3990
3991 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
3992 buf = kmalloc(vpd_size, GFP_KERNEL);
3993 if (!buf) {
3994 seq_puts(seq, "no memory!\n");
3995 return;
3996 }
3997
3998 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
3999 seq_puts(seq, "VPD read failed\n");
4000 goto out;
4001 }
4002
4003 if (buf[0] != VPD_MAGIC) {
4004 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
4005 goto out;
4006 }
4007 len = buf[1];
4008 if (len == 0 || len > vpd_size - 4) {
4009 seq_printf(seq, "Invalid id length: %d\n", len);
4010 goto out;
4011 }
4012
4013 seq_printf(seq, "%.*s\n", len, buf + 3);
4014 offs = len + 3;
4015
4016 while (offs < vpd_size - 4) {
4017 int i;
4018
4019 if (!memcmp("RW", buf + offs, 2)) /* end marker */
4020 break;
4021 len = buf[offs + 2];
4022 if (offs + len + 3 >= vpd_size)
4023 break;
4024
4025 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
4026 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
4027 seq_printf(seq, " %s: %.*s\n",
4028 vpd_tags[i].label, len, buf + offs + 3);
4029 break;
4030 }
4031 }
4032 offs += len + 3;
4033 }
4034out:
4035 kfree(buf);
4036}
4037
3cf26753
SH		 4038static int sky2_debug_show(struct seq_file *seq, void *v)
4039{
4040 struct net_device *dev = seq->private;
4041 const struct sky2_port *sky2 = netdev_priv(dev);
bea3348e 4042 struct sky2_hw *hw = sky2->hw;
3cf26753
SH		 4043 unsigned port = sky2->port;
4044 unsigned idx, last;
4045 int sop;
4046
e4c2abe2 4047 sky2_show_vpd(seq, hw);
3cf26753 4048
e4c2abe2 4049 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
3cf26753
SH		 4050 sky2_read32(hw, B0_ISRC),
4051 sky2_read32(hw, B0_IMSK),
4052 sky2_read32(hw, B0_Y2_SP_ICR));
4053
e4c2abe2
SH		 4054 if (!netif_running(dev)) {
4055 seq_printf(seq, "network not running\n");
4056 return 0;
4057 }
4058
bea3348e 4059 napi_disable(&hw->napi);
3cf26753
SH		 4060 last = sky2_read16(hw, STAT_PUT_IDX);
4061
4062 if (hw->st_idx == last)
4063 seq_puts(seq, "Status ring (empty)\n");
4064 else {
4065 seq_puts(seq, "Status ring\n");
4066 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
4067 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
4068 const struct sky2_status_le *le = hw->st_le + idx;
4069 seq_printf(seq, "[%d] %#x %d %#x\n",
4070 idx, le->opcode, le->length, le->status);
4071 }
4072 seq_puts(seq, "\n");
4073 }
4074
4075 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4076 sky2->tx_cons, sky2->tx_prod,
4077 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4078 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4079
4080 /* Dump contents of tx ring */
4081 sop = 1;
ee5f68fe
SH		 4082 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < sky2->tx_ring_size;
4083 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
3cf26753
SH		 4084 const struct sky2_tx_le *le = sky2->tx_le + idx;
4085 u32 a = le32_to_cpu(le->addr);
4086
4087 if (sop)
4088 seq_printf(seq, "%u:", idx);
4089 sop = 0;
4090
4091 switch(le->opcode & ~HW_OWNER) {
4092 case OP_ADDR64:
4093 seq_printf(seq, " %#x:", a);
4094 break;
4095 case OP_LRGLEN:
4096 seq_printf(seq, " mtu=%d", a);
4097 break;
4098 case OP_VLAN:
4099 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4100 break;
4101 case OP_TCPLISW:
4102 seq_printf(seq, " csum=%#x", a);
4103 break;
4104 case OP_LARGESEND:
4105 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4106 break;
4107 case OP_PACKET:
4108 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4109 break;
4110 case OP_BUFFER:
4111 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4112 break;
4113 default:
4114 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4115 a, le16_to_cpu(le->length));
4116 }
4117
4118 if (le->ctrl & EOP) {
4119 seq_putc(seq, '\n');
4120 sop = 1;
4121 }
4122 }
4123
4124 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4125 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
c409c34b 4126 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
3cf26753
SH		 4127 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4128
d1d08d12 4129 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 4130 napi_enable(&hw->napi);
3cf26753
SH		 4131 return 0;
4132}
4133
4134static int sky2_debug_open(struct inode *inode, struct file *file)
4135{
4136 return single_open(file, sky2_debug_show, inode->i_private);
4137}
4138
4139static const struct file_operations sky2_debug_fops = {
4140 .owner = THIS_MODULE,
4141 .open = sky2_debug_open,
4142 .read = seq_read,
4143 .llseek = seq_lseek,
4144 .release = single_release,
4145};
4146
4147/*
4148 * Use network device events to create/remove/rename
4149 * debugfs file entries
4150 */
4151static int sky2_device_event(struct notifier_block *unused,
4152 unsigned long event, void *ptr)
4153{
4154 struct net_device *dev = ptr;
5b296bc9 4155 struct sky2_port *sky2 = netdev_priv(dev);
3cf26753 4156
1436b301 4157 if (dev->netdev_ops->ndo_open != sky2_up || !sky2_debug)
5b296bc9 4158 return NOTIFY_DONE;
3cf26753 4159
5b296bc9
SH		 4160 switch(event) {
4161 case NETDEV_CHANGENAME:
4162 if (sky2->debugfs) {
4163 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4164 sky2_debug, dev->name);
4165 }
4166 break;
3cf26753 4167
5b296bc9
SH		 4168 case NETDEV_GOING_DOWN:
4169 if (sky2->debugfs) {
4170 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
4171 dev->name);
4172 debugfs_remove(sky2->debugfs);
4173 sky2->debugfs = NULL;
3cf26753 4174 }
5b296bc9
SH		 4175 break;
4176
4177 case NETDEV_UP:
4178 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4179 sky2_debug, dev,
4180 &sky2_debug_fops);
4181 if (IS_ERR(sky2->debugfs))
4182 sky2->debugfs = NULL;
3cf26753
SH		 4183 }
4184
4185 return NOTIFY_DONE;
4186}
4187
4188static struct notifier_block sky2_notifier = {
4189 .notifier_call = sky2_device_event,
4190};
4191
4192
4193static __init void sky2_debug_init(void)
4194{
4195 struct dentry *ent;
4196
4197 ent = debugfs_create_dir("sky2", NULL);
4198 if (!ent || IS_ERR(ent))
4199 return;
4200
4201 sky2_debug = ent;
4202 register_netdevice_notifier(&sky2_notifier);
4203}
4204
4205static __exit void sky2_debug_cleanup(void)
4206{
4207 if (sky2_debug) {
4208 unregister_netdevice_notifier(&sky2_notifier);
4209 debugfs_remove(sky2_debug);
4210 sky2_debug = NULL;
4211 }
4212}
4213
4214#else
4215#define sky2_debug_init()
4216#define sky2_debug_cleanup()
4217#endif
4218
1436b301
SH		 4219/* Two copies of network device operations to handle special case of
4220 not allowing netpoll on second port */
4221static const struct net_device_ops sky2_netdev_ops[2] = {
4222 {
4223 .ndo_open = sky2_up,
4224 .ndo_stop = sky2_down,
00829823 4225 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4226 .ndo_do_ioctl = sky2_ioctl,
4227 .ndo_validate_addr = eth_validate_addr,
4228 .ndo_set_mac_address = sky2_set_mac_address,
4229 .ndo_set_multicast_list = sky2_set_multicast,
4230 .ndo_change_mtu = sky2_change_mtu,
4231 .ndo_tx_timeout = sky2_tx_timeout,
4232#ifdef SKY2_VLAN_TAG_USED
4233 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4234#endif
4235#ifdef CONFIG_NET_POLL_CONTROLLER
4236 .ndo_poll_controller = sky2_netpoll,
4237#endif
4238 },
4239 {
4240 .ndo_open = sky2_up,
4241 .ndo_stop = sky2_down,
00829823 4242 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4243 .ndo_do_ioctl = sky2_ioctl,
4244 .ndo_validate_addr = eth_validate_addr,
4245 .ndo_set_mac_address = sky2_set_mac_address,
4246 .ndo_set_multicast_list = sky2_set_multicast,
4247 .ndo_change_mtu = sky2_change_mtu,
4248 .ndo_tx_timeout = sky2_tx_timeout,
4249#ifdef SKY2_VLAN_TAG_USED
4250 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4251#endif
4252 },
4253};
3cf26753 4254
cd28ab6a
SH		 4255/* Initialize network device */
4256static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
e3173832 4257 unsigned port,
be63a21c 4258 int highmem, int wol)
cd28ab6a
SH		 4259{
4260 struct sky2_port *sky2;
4261 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4262
4263 if (!dev) {
898eb71c 4264 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
cd28ab6a
SH		 4265 return NULL;
4266 }
4267
cd28ab6a 4268 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 4269 dev->irq = hw->pdev->irq;
cd28ab6a 4270 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
cd28ab6a 4271 dev->watchdog_timeo = TX_WATCHDOG;
1436b301 4272 dev->netdev_ops = &sky2_netdev_ops[port];
cd28ab6a
SH		 4273
4274 sky2 = netdev_priv(dev);
4275 sky2->netdev = dev;
4276 sky2->hw = hw;
4277 sky2->msg_enable = netif_msg_init(debug, default_msg);
4278
cd28ab6a 4279 /* Auto speed and flow control */
0ea065e5
SH		 4280 sky2->flags = SKY2_FLAG_AUTO_SPEED | SKY2_FLAG_AUTO_PAUSE;
4281 if (hw->chip_id != CHIP_ID_YUKON_XL)
4282 sky2->flags |= SKY2_FLAG_RX_CHECKSUM;
4283
16ad91e1
SH		 4284 sky2->flow_mode = FC_BOTH;
4285
cd28ab6a
SH		 4286 sky2->duplex = -1;
4287 sky2->speed = -1;
4288 sky2->advertising = sky2_supported_modes(hw);
be63a21c 4289 sky2->wol = wol;
75d070c5 4290
e07b1aa8 4291 spin_lock_init(&sky2->phy_lock);
ee5f68fe 4292
793b883e 4293 sky2->tx_pending = TX_DEF_PENDING;
ee5f68fe 4294 sky2->tx_ring_size = roundup_pow_of_two(TX_DEF_PENDING+1);
290d4de5 4295 sky2->rx_pending = RX_DEF_PENDING;
cd28ab6a
SH		 4296
4297 hw->dev[port] = dev;
4298
4299 sky2->port = port;
4300
4a50a876 4301 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a
SH		 4302 if (highmem)
4303 dev->features |= NETIF_F_HIGHDMA;
cd28ab6a 4304
d1f13708 4305#ifdef SKY2_VLAN_TAG_USED
d6c9bc1e
SH		 4306 /* The workaround for FE+ status conflicts with VLAN tag detection. */
4307 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
4308 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
4309 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
d6c9bc1e 4310 }
d1f13708
SH		 4311#endif
4312
cd28ab6a 4313 /* read the mac address */
793b883e 4314 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 4315 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a 4316
cd28ab6a
SH		 4317 return dev;
4318}
4319
28bd181a 4320static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 4321{
4322 const struct sky2_port *sky2 = netdev_priv(dev);
4323
4324 if (netif_msg_probe(sky2))
e174961c
JB		 4325 printk(KERN_INFO PFX "%s: addr %pM\n",
4326 dev->name, dev->dev_addr);
cd28ab6a
SH		 4327}
4328
fb2690a9 4329/* Handle software interrupt used during MSI test */
7d12e780 4330static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
fb2690a9
SH		 4331{
4332 struct sky2_hw *hw = dev_id;
4333 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4334
4335 if (status == 0)
4336 return IRQ_NONE;
4337
4338 if (status & Y2_IS_IRQ_SW) {
ea76e635 4339 hw->flags |= SKY2_HW_USE_MSI;
fb2690a9
SH		 4340 wake_up(&hw->msi_wait);
4341 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4342 }
4343 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4344
4345 return IRQ_HANDLED;
4346}
4347
4348/* Test interrupt path by forcing a a software IRQ */
4349static int __devinit sky2_test_msi(struct sky2_hw *hw)
4350{
4351 struct pci_dev *pdev = hw->pdev;
4352 int err;
4353
bb507fe1
SH		 4354 init_waitqueue_head (&hw->msi_wait);
4355
fb2690a9
SH		 4356 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4357
b0a20ded 4358 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
fb2690a9 4359 if (err) {
b02a9258 4360 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
fb2690a9
SH		 4361 return err;
4362 }
4363
fb2690a9 4364 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
bb507fe1 4365 sky2_read8(hw, B0_CTST);
fb2690a9 4366
ea76e635 4367 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
fb2690a9 4368
ea76e635 4369 if (!(hw->flags & SKY2_HW_USE_MSI)) {
fb2690a9 4370 /* MSI test failed, go back to INTx mode */
b02a9258
SH		 4371 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4372 "switching to INTx mode.\n");
fb2690a9
SH		 4373
4374 err = -EOPNOTSUPP;
4375 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4376 }
4377
4378 sky2_write32(hw, B0_IMSK, 0);
2bffc23a 4379 sky2_read32(hw, B0_IMSK);
fb2690a9
SH		 4380
4381 free_irq(pdev->irq, hw);
4382
4383 return err;
4384}
4385
c7127a34
SH		 4386/* This driver supports yukon2 chipset only */
4387static const char *sky2_name(u8 chipid, char *buf, int sz)
4388{
4389 const char *name[] = {
4390 "XL", /* 0xb3 */
4391 "EC Ultra", /* 0xb4 */
4392 "Extreme", /* 0xb5 */
4393 "EC", /* 0xb6 */
4394 "FE", /* 0xb7 */
4395 "FE+", /* 0xb8 */
4396 "Supreme", /* 0xb9 */
0ce8b98d 4397 "UL 2", /* 0xba */
c7127a34
SH		 4398 };
4399
0ce8b98d 4400 if (chipid >= CHIP_ID_YUKON_XL && chipid < CHIP_ID_YUKON_UL_2)
c7127a34
SH		 4401 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4402 else
4403 snprintf(buf, sz, "(chip %#x)", chipid);
4404 return buf;
4405}
4406
cd28ab6a
SH		 4407static int __devinit sky2_probe(struct pci_dev *pdev,
4408 const struct pci_device_id *ent)
4409{
7f60c64b 4410 struct net_device *dev;
cd28ab6a 4411 struct sky2_hw *hw;
be63a21c 4412 int err, using_dac = 0, wol_default;
3834507d 4413 u32 reg;
c7127a34 4414 char buf1[16];
cd28ab6a 4415
793b883e
SH		 4416 err = pci_enable_device(pdev);
4417 if (err) {
b02a9258 4418 dev_err(&pdev->dev, "cannot enable PCI device\n");
cd28ab6a
SH		 4419 goto err_out;
4420 }
4421
6cc90a5a
SH		 4422 /* Get configuration information
4423 * Note: only regular PCI config access once to test for HW issues
4424 * other PCI access through shared memory for speed and to
4425 * avoid MMCONFIG problems.
4426 */
4427 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4428 if (err) {
4429 dev_err(&pdev->dev, "PCI read config failed\n");
4430 goto err_out;
4431 }
4432
4433 if (~reg == 0) {
4434 dev_err(&pdev->dev, "PCI configuration read error\n");
4435 goto err_out;
4436 }
4437
793b883e
SH		 4438 err = pci_request_regions(pdev, DRV_NAME);
4439 if (err) {
b02a9258 4440 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
44a1d2e5 4441 goto err_out_disable;
cd28ab6a
SH		 4442 }
4443
4444 pci_set_master(pdev);
4445
d1f3d4dd 4446 if (sizeof(dma_addr_t) > sizeof(u32) &&
6a35528a 4447 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
d1f3d4dd 4448 using_dac = 1;
6a35528a 4449 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
d1f3d4dd 4450 if (err < 0) {
b02a9258
SH		 4451 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4452 "for consistent allocations\n");
d1f3d4dd
SH		 4453 goto err_out_free_regions;
4454 }
d1f3d4dd 4455 } else {
284901a9 4456 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cd28ab6a 4457 if (err) {
b02a9258 4458 dev_err(&pdev->dev, "no usable DMA configuration\n");
cd28ab6a
SH		 4459 goto err_out_free_regions;
4460 }
4461 }
d1f3d4dd 4462
3834507d
SH		 4463
4464#ifdef __BIG_ENDIAN
4465 /* The sk98lin vendor driver uses hardware byte swapping but
4466 * this driver uses software swapping.
4467 */
4468 reg &= ~PCI_REV_DESC;
4469 err = pci_write_config_dword(pdev,PCI_DEV_REG2, reg);
4470 if (err) {
4471 dev_err(&pdev->dev, "PCI write config failed\n");
4472 goto err_out_free_regions;
4473 }
4474#endif
4475
9d731d77 4476 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
be63a21c 4477
cd28ab6a 4478 err = -ENOMEM;
6aad85d6 4479 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
cd28ab6a 4480 if (!hw) {
b02a9258 4481 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
cd28ab6a
SH		 4482 goto err_out_free_regions;
4483 }
4484
cd28ab6a 4485 hw->pdev = pdev;
cd28ab6a
SH		 4486
4487 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4488 if (!hw->regs) {
b02a9258 4489 dev_err(&pdev->dev, "cannot map device registers\n");
cd28ab6a
SH		 4490 goto err_out_free_hw;
4491 }
4492
08c06d8a 4493 /* ring for status responses */
167f53d0 4494 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
08c06d8a
SH		 4495 if (!hw->st_le)
4496 goto err_out_iounmap;
4497
e3173832 4498 err = sky2_init(hw);
cd28ab6a 4499 if (err)
793b883e 4500 goto err_out_iounmap;
cd28ab6a 4501
c844d483
SH		 4502 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4503 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
cd28ab6a 4504
e3173832
SH		 4505 sky2_reset(hw);
4506
be63a21c 4507 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
7f60c64b 4508 if (!dev) {
4509 err = -ENOMEM;
cd28ab6a 4510 goto err_out_free_pci;
7f60c64b 4511 }
cd28ab6a 4512
9fa1b1f3
SH		 4513 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4514 err = sky2_test_msi(hw);
4515 if (err == -EOPNOTSUPP)
4516 pci_disable_msi(pdev);
4517 else if (err)
4518 goto err_out_free_netdev;
4519 }
4520
793b883e
SH		 4521 err = register_netdev(dev);
4522 if (err) {
b02a9258 4523 dev_err(&pdev->dev, "cannot register net device\n");
cd28ab6a
SH		 4524 goto err_out_free_netdev;
4525 }
4526
6de16237
SH		 4527 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4528
ea76e635
SH		 4529 err = request_irq(pdev->irq, sky2_intr,
4530 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
b0a20ded 4531 dev->name, hw);
9fa1b1f3 4532 if (err) {
b02a9258 4533 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
9fa1b1f3
SH		 4534 goto err_out_unregister;
4535 }
4536 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4537 napi_enable(&hw->napi);
9fa1b1f3 4538
cd28ab6a
SH		 4539 sky2_show_addr(dev);
4540
7f60c64b 4541 if (hw->ports > 1) {
4542 struct net_device *dev1;
4543
be63a21c 4544 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
b02a9258
SH		 4545 if (!dev1)
4546 dev_warn(&pdev->dev, "allocation for second device failed\n");
4547 else if ((err = register_netdev(dev1))) {
4548 dev_warn(&pdev->dev,
4549 "register of second port failed (%d)\n", err);
cd28ab6a
SH		 4550 hw->dev[1] = NULL;
4551 free_netdev(dev1);
b02a9258
SH		 4552 } else
4553 sky2_show_addr(dev1);
cd28ab6a
SH		 4554 }
4555
32c2c300 4556 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
81906791
SH		 4557 INIT_WORK(&hw->restart_work, sky2_restart);
4558
793b883e
SH		 4559 pci_set_drvdata(pdev, hw);
4560
cd28ab6a
SH		 4561 return 0;
4562
793b883e 4563err_out_unregister:
ea76e635 4564 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4565 pci_disable_msi(pdev);
793b883e 4566 unregister_netdev(dev);
cd28ab6a
SH		 4567err_out_free_netdev:
4568 free_netdev(dev);
cd28ab6a 4569err_out_free_pci:
793b883e 4570 sky2_write8(hw, B0_CTST, CS_RST_SET);
167f53d0 4571 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4572err_out_iounmap:
4573 iounmap(hw->regs);
4574err_out_free_hw:
4575 kfree(hw);
4576err_out_free_regions:
4577 pci_release_regions(pdev);
44a1d2e5 4578err_out_disable:
cd28ab6a 4579 pci_disable_device(pdev);
cd28ab6a 4580err_out:
549a68c3 4581 pci_set_drvdata(pdev, NULL);
cd28ab6a
SH		 4582 return err;
4583}
4584
4585static void __devexit sky2_remove(struct pci_dev *pdev)
4586{
793b883e 4587 struct sky2_hw *hw = pci_get_drvdata(pdev);
6de16237 4588 int i;
cd28ab6a 4589
793b883e 4590 if (!hw)
cd28ab6a
SH		 4591 return;
4592
32c2c300 4593 del_timer_sync(&hw->watchdog_timer);
6de16237 4594 cancel_work_sync(&hw->restart_work);
d27ed387 4595
b877fe28 4596 for (i = hw->ports-1; i >= 0; --i)
6de16237 4597 unregister_netdev(hw->dev[i]);
81906791 4598
d27ed387 4599 sky2_write32(hw, B0_IMSK, 0);
cd28ab6a 4600
ae306cca
SH		 4601 sky2_power_aux(hw);
4602
cd28ab6a 4603 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 4604 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 4605 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 4606
4607 free_irq(pdev->irq, hw);
ea76e635 4608 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4609 pci_disable_msi(pdev);
793b883e 4610 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4611 pci_release_regions(pdev);
4612 pci_disable_device(pdev);
793b883e 4613
b877fe28 4614 for (i = hw->ports-1; i >= 0; --i)
6de16237
SH		 4615 free_netdev(hw->dev[i]);
4616
cd28ab6a
SH		 4617 iounmap(hw->regs);
4618 kfree(hw);
5afa0a9c 4619
cd28ab6a
SH		 4620 pci_set_drvdata(pdev, NULL);
4621}
4622
4623#ifdef CONFIG_PM
4624static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4625{
793b883e 4626 struct sky2_hw *hw = pci_get_drvdata(pdev);
e3173832 4627 int i, wol = 0;
cd28ab6a 4628
549a68c3
SH		 4629 if (!hw)
4630 return 0;
4631
063a0b38
SH		 4632 del_timer_sync(&hw->watchdog_timer);
4633 cancel_work_sync(&hw->restart_work);
4634
19720737 4635 rtnl_lock();
f05267e7 4636 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4637 struct net_device *dev = hw->dev[i];
e3173832 4638 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 4639
af18d8b8 4640 sky2_detach(dev);
e3173832
SH		 4641
4642 if (sky2->wol)
4643 sky2_wol_init(sky2);
4644
4645 wol |= sky2->wol;
cd28ab6a
SH		 4646 }
4647
8ab8fca2 4648 sky2_write32(hw, B0_IMSK, 0);
6de16237 4649 napi_disable(&hw->napi);
ae306cca 4650 sky2_power_aux(hw);
19720737 4651 rtnl_unlock();
e3173832 4652
d374c1c1 4653 pci_save_state(pdev);
e3173832 4654 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
f71eb1a2 4655 pci_set_power_state(pdev, pci_choose_state(pdev, state));
ae306cca 4656
2ccc99b7 4657 return 0;
cd28ab6a
SH		 4658}
4659
4660static int sky2_resume(struct pci_dev *pdev)
4661{
793b883e 4662 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 4663 int i, err;
cd28ab6a 4664
549a68c3
SH		 4665 if (!hw)
4666 return 0;
4667
f71eb1a2
SH		 4668 err = pci_set_power_state(pdev, PCI_D0);
4669 if (err)
4670 goto out;
ae306cca
SH		 4671
4672 err = pci_restore_state(pdev);
4673 if (err)
4674 goto out;
4675
cd28ab6a 4676 pci_enable_wake(pdev, PCI_D0, 0);
1ad5b4a5
SH		 4677
4678 /* Re-enable all clocks */
05745c4a
SH		 4679 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4680 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4681 hw->chip_id == CHIP_ID_YUKON_FE_P)
b32f40c4 4682 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
1ad5b4a5 4683
e3173832 4684 sky2_reset(hw);
8ab8fca2 4685 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4686 napi_enable(&hw->napi);
8ab8fca2 4687
af18d8b8 4688 rtnl_lock();
f05267e7 4689 for (i = 0; i < hw->ports; i++) {
af18d8b8
SH		 4690 err = sky2_reattach(hw->dev[i]);
4691 if (err)
4692 goto out;
cd28ab6a 4693 }
af18d8b8 4694 rtnl_unlock();
eb35cf60 4695
ae306cca 4696 return 0;
08c06d8a 4697out:
af18d8b8
SH		 4698 rtnl_unlock();
4699
b02a9258 4700 dev_err(&pdev->dev, "resume failed (%d)\n", err);
ae306cca 4701 pci_disable_device(pdev);
08c06d8a 4702 return err;
cd28ab6a
SH		 4703}
4704#endif
4705
e3173832
SH		 4706static void sky2_shutdown(struct pci_dev *pdev)
4707{
4708 struct sky2_hw *hw = pci_get_drvdata(pdev);
4709 int i, wol = 0;
4710
549a68c3
SH		 4711 if (!hw)
4712 return;
4713
19720737 4714 rtnl_lock();
5c0d6b34 4715 del_timer_sync(&hw->watchdog_timer);
e3173832
SH		 4716
4717 for (i = 0; i < hw->ports; i++) {
4718 struct net_device *dev = hw->dev[i];
4719 struct sky2_port *sky2 = netdev_priv(dev);
4720
4721 if (sky2->wol) {
4722 wol = 1;
4723 sky2_wol_init(sky2);
4724 }
4725 }
4726
4727 if (wol)
4728 sky2_power_aux(hw);
19720737 4729 rtnl_unlock();
e3173832
SH		 4730
4731 pci_enable_wake(pdev, PCI_D3hot, wol);
4732 pci_enable_wake(pdev, PCI_D3cold, wol);
4733
4734 pci_disable_device(pdev);
f71eb1a2 4735 pci_set_power_state(pdev, PCI_D3hot);
e3173832
SH		 4736}
4737
cd28ab6a 4738static struct pci_driver sky2_driver = {
793b883e
SH		 4739 .name = DRV_NAME,
4740 .id_table = sky2_id_table,
4741 .probe = sky2_probe,
4742 .remove = __devexit_p(sky2_remove),
cd28ab6a 4743#ifdef CONFIG_PM
793b883e
SH		 4744 .suspend = sky2_suspend,
4745 .resume = sky2_resume,
cd28ab6a 4746#endif
e3173832 4747 .shutdown = sky2_shutdown,
cd28ab6a
SH		 4748};
4749
4750static int __init sky2_init_module(void)
4751{
c844d483
SH		 4752 pr_info(PFX "driver version " DRV_VERSION "\n");
4753
3cf26753 4754 sky2_debug_init();
50241c4c 4755 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 4756}
4757
4758static void __exit sky2_cleanup_module(void)
4759{
4760 pci_unregister_driver(&sky2_driver);
3cf26753 4761 sky2_debug_cleanup();
cd28ab6a
SH		 4762}
4763
4764module_init(sky2_init_module);
4765module_exit(sky2_cleanup_module);
4766
4767MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
65ebe634 4768MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
cd28ab6a 4769MODULE_LICENSE("GPL");
5f4f9dc1 4770MODULE_VERSION(DRV_VERSION);
kernel source for telekom puls (alcatel/mediatek)