projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drivers: power: report battery voltage in AOSP compatible format
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / sound / pci / intel8x0.c
CommitLineData
1da177e4
LT		 1/*
2 * ALSA driver for Intel ICH (i8x0) chipsets
3 *
c1017a4c 4 * Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
1da177e4
LT		 5 *
6 *
7 * This code also contains alpha support for SiS 735 chipsets provided
8 * by Mike Pieper <mptei@users.sourceforge.net>. We have no datasheet
9 * for SiS735, so the code is not fully functional.
10 *
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25
26 *
27 */
28
1da177e4
LT		 29#include <asm/io.h>
30#include <linux/delay.h>
31#include <linux/interrupt.h>
32#include <linux/init.h>
33#include <linux/pci.h>
34#include <linux/slab.h>
65a77217 35#include <linux/module.h>
1da177e4
LT		 36#include <sound/core.h>
37#include <sound/pcm.h>
38#include <sound/ac97_codec.h>
39#include <sound/info.h>
40#include <sound/initval.h>
41/* for 440MX workaround */
42#include <asm/pgtable.h>
43#include <asm/cacheflush.h>
44
228cf793 45#ifdef CONFIG_KVM_GUEST
700cc5c9 46#include <linux/kvm_para.h>
228cf793
KO		 47#else
48#define kvm_para_available() (0)
49#endif
50
c1017a4c 51MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
1da177e4
LT		 52MODULE_DESCRIPTION("Intel 82801AA,82901AB,i810,i820,i830,i840,i845,MX440; SiS 7012; Ali 5455");
53MODULE_LICENSE("GPL");
54MODULE_SUPPORTED_DEVICE("{{Intel,82801AA-ICH},"
55 "{Intel,82901AB-ICH0},"
56 "{Intel,82801BA-ICH2},"
57 "{Intel,82801CA-ICH3},"
58 "{Intel,82801DB-ICH4},"
59 "{Intel,ICH5},"
60 "{Intel,ICH6},"
61 "{Intel,ICH7},"
62 "{Intel,6300ESB},"
c4c8ea94 63 "{Intel,ESB2},"
1da177e4
LT		 64 "{Intel,MX440},"
65 "{SiS,SI7012},"
66 "{NVidia,nForce Audio},"
67 "{NVidia,nForce2 Audio},"
a2854dc5
AB		 68 "{NVidia,nForce3 Audio},"
69 "{NVidia,MCP04},"
70 "{NVidia,MCP501},"
71 "{NVidia,CK804},"
72 "{NVidia,CK8},"
73 "{NVidia,CK8S},"
1da177e4
LT		 74 "{AMD,AMD768},"
75 "{AMD,AMD8111},"
76 "{ALI,M5455}}");
77
b7fe4622
CL		 78static int index = SNDRV_DEFAULT_IDX1; /* Index 0-MAX */
79static char *id = SNDRV_DEFAULT_STR1; /* ID for this card */
6581f4e7 80static int ac97_clock;
b7fe4622 81static char *ac97_quirk;
a67ff6a5 82static bool buggy_semaphore;
beef08a5 83static int buggy_irq = -1; /* auto-check */
a67ff6a5 84static bool xbox;
a9e99660 85static int spdif_aclink = -1;
228cf793 86static int inside_vm = -1;
b7fe4622
CL		 87
88module_param(index, int, 0444);
1da177e4 89MODULE_PARM_DESC(index, "Index value for Intel i8x0 soundcard.");
b7fe4622 90module_param(id, charp, 0444);
1da177e4 91MODULE_PARM_DESC(id, "ID string for Intel i8x0 soundcard.");
b7fe4622 92module_param(ac97_clock, int, 0444);
2b3b5485 93MODULE_PARM_DESC(ac97_clock, "AC'97 codec clock (0 = whitelist + auto-detect, 1 = force autodetect).");
b7fe4622 94module_param(ac97_quirk, charp, 0444);
1da177e4 95MODULE_PARM_DESC(ac97_quirk, "AC'97 workaround for strange hardware.");
b7fe4622 96module_param(buggy_semaphore, bool, 0444);
a06147d2 97MODULE_PARM_DESC(buggy_semaphore, "Enable workaround for hardwares with problematic codec semaphores.");
69116f27 98module_param(buggy_irq, bint, 0444);
1da177e4 99MODULE_PARM_DESC(buggy_irq, "Enable workaround for buggy interrupts on some motherboards.");
b7fe4622 100module_param(xbox, bool, 0444);
1da177e4 101MODULE_PARM_DESC(xbox, "Set to 1 for Xbox, if you have problems with the AC'97 codec detection.");
a9e99660
TI		 102module_param(spdif_aclink, int, 0444);
103MODULE_PARM_DESC(spdif_aclink, "S/PDIF over AC-link.");
69116f27 104module_param(inside_vm, bint, 0444);
228cf793 105MODULE_PARM_DESC(inside_vm, "KVM/Parallels optimization.");
1da177e4 106
2b3e584b 107/* just for backward compatibility */
a67ff6a5 108static bool enable;
698444f3 109module_param(enable, bool, 0444);
2b3e584b
TI		 110static int joystick;
111module_param(joystick, int, 0444);
112
1da177e4
LT		 113/*
114 * Direct registers
115 */
1da177e4
LT		 116enum { DEVICE_INTEL, DEVICE_INTEL_ICH4, DEVICE_SIS, DEVICE_ALI, DEVICE_NFORCE };
117
118#define ICHREG(x) ICH_REG_##x
119
120#define DEFINE_REGSET(name,base) \
121enum { \
122 ICH_REG_##name##_BDBAR = base + 0x0, /* dword - buffer descriptor list base address */ \
123 ICH_REG_##name##_CIV = base + 0x04, /* byte - current index value */ \
124 ICH_REG_##name##_LVI = base + 0x05, /* byte - last valid index */ \
125 ICH_REG_##name##_SR = base + 0x06, /* byte - status register */ \
126 ICH_REG_##name##_PICB = base + 0x08, /* word - position in current buffer */ \
127 ICH_REG_##name##_PIV = base + 0x0a, /* byte - prefetched index value */ \
128 ICH_REG_##name##_CR = base + 0x0b, /* byte - control register */ \
129};
130
131/* busmaster blocks */
132DEFINE_REGSET(OFF, 0); /* offset */
133DEFINE_REGSET(PI, 0x00); /* PCM in */
134DEFINE_REGSET(PO, 0x10); /* PCM out */
135DEFINE_REGSET(MC, 0x20); /* Mic in */
136
137/* ICH4 busmaster blocks */
138DEFINE_REGSET(MC2, 0x40); /* Mic in 2 */
139DEFINE_REGSET(PI2, 0x50); /* PCM in 2 */
140DEFINE_REGSET(SP, 0x60); /* SPDIF out */
141
142/* values for each busmaster block */
143
144/* LVI */
145#define ICH_REG_LVI_MASK 0x1f
146
147/* SR */
148#define ICH_FIFOE 0x10 /* FIFO error */
149#define ICH_BCIS 0x08 /* buffer completion interrupt status */
150#define ICH_LVBCI 0x04 /* last valid buffer completion interrupt */
151#define ICH_CELV 0x02 /* current equals last valid */
152#define ICH_DCH 0x01 /* DMA controller halted */
153
154/* PIV */
155#define ICH_REG_PIV_MASK 0x1f /* mask */
156
157/* CR */
158#define ICH_IOCE 0x10 /* interrupt on completion enable */
159#define ICH_FEIE 0x08 /* fifo error interrupt enable */
160#define ICH_LVBIE 0x04 /* last valid buffer interrupt enable */
161#define ICH_RESETREGS 0x02 /* reset busmaster registers */
162#define ICH_STARTBM 0x01 /* start busmaster operation */
163
164
165/* global block */
166#define ICH_REG_GLOB_CNT 0x2c /* dword - global control */
167#define ICH_PCM_SPDIF_MASK 0xc0000000 /* s/pdif pcm slot mask (ICH4) */
168#define ICH_PCM_SPDIF_NONE 0x00000000 /* reserved - undefined */
169#define ICH_PCM_SPDIF_78 0x40000000 /* s/pdif pcm on slots 7&8 */
170#define ICH_PCM_SPDIF_69 0x80000000 /* s/pdif pcm on slots 6&9 */
171#define ICH_PCM_SPDIF_1011 0xc0000000 /* s/pdif pcm on slots 10&11 */
172#define ICH_PCM_20BIT 0x00400000 /* 20-bit samples (ICH4) */
4235a317
TI		 173#define ICH_PCM_246_MASK 0x00300000 /* chan mask (not all chips) */
174#define ICH_PCM_8 0x00300000 /* 8 channels (not all chips) */
1da177e4
LT		 175#define ICH_PCM_6 0x00200000 /* 6 channels (not all chips) */
176#define ICH_PCM_4 0x00100000 /* 4 channels (not all chips) */
177#define ICH_PCM_2 0x00000000 /* 2 channels (stereo) */
178#define ICH_SIS_PCM_246_MASK 0x000000c0 /* 6 channels (SIS7012) */
179#define ICH_SIS_PCM_6 0x00000080 /* 6 channels (SIS7012) */
180#define ICH_SIS_PCM_4 0x00000040 /* 4 channels (SIS7012) */
181#define ICH_SIS_PCM_2 0x00000000 /* 2 channels (SIS7012) */
182#define ICH_TRIE 0x00000040 /* tertiary resume interrupt enable */
183#define ICH_SRIE 0x00000020 /* secondary resume interrupt enable */
184#define ICH_PRIE 0x00000010 /* primary resume interrupt enable */
185#define ICH_ACLINK 0x00000008 /* AClink shut off */
186#define ICH_AC97WARM 0x00000004 /* AC'97 warm reset */
187#define ICH_AC97COLD 0x00000002 /* AC'97 cold reset */
188#define ICH_GIE 0x00000001 /* GPI interrupt enable */
189#define ICH_REG_GLOB_STA 0x30 /* dword - global status */
190#define ICH_TRI 0x20000000 /* ICH4: tertiary (AC_SDIN2) resume interrupt */
191#define ICH_TCR 0x10000000 /* ICH4: tertiary (AC_SDIN2) codec ready */
192#define ICH_BCS 0x08000000 /* ICH4: bit clock stopped */
193#define ICH_SPINT 0x04000000 /* ICH4: S/PDIF interrupt */
194#define ICH_P2INT 0x02000000 /* ICH4: PCM2-In interrupt */
195#define ICH_M2INT 0x01000000 /* ICH4: Mic2-In interrupt */
196#define ICH_SAMPLE_CAP 0x00c00000 /* ICH4: sample capability bits (RO) */
197#define ICH_SAMPLE_16_20 0x00400000 /* ICH4: 16- and 20-bit samples */
198#define ICH_MULTICHAN_CAP 0x00300000 /* ICH4: multi-channel capability bits (RO) */
84a43bd5
TI		 199#define ICH_SIS_TRI 0x00080000 /* SIS: tertiary resume irq */
200#define ICH_SIS_TCR 0x00040000 /* SIS: tertiary codec ready */
1da177e4
LT		 201#define ICH_MD3 0x00020000 /* modem power down semaphore */
202#define ICH_AD3 0x00010000 /* audio power down semaphore */
203#define ICH_RCS 0x00008000 /* read completion status */
204#define ICH_BIT3 0x00004000 /* bit 3 slot 12 */
205#define ICH_BIT2 0x00002000 /* bit 2 slot 12 */
206#define ICH_BIT1 0x00001000 /* bit 1 slot 12 */
207#define ICH_SRI 0x00000800 /* secondary (AC_SDIN1) resume interrupt */
208#define ICH_PRI 0x00000400 /* primary (AC_SDIN0) resume interrupt */
209#define ICH_SCR 0x00000200 /* secondary (AC_SDIN1) codec ready */
210#define ICH_PCR 0x00000100 /* primary (AC_SDIN0) codec ready */
211#define ICH_MCINT 0x00000080 /* MIC capture interrupt */
212#define ICH_POINT 0x00000040 /* playback interrupt */
213#define ICH_PIINT 0x00000020 /* capture interrupt */
214#define ICH_NVSPINT 0x00000010 /* nforce spdif interrupt */
215#define ICH_MOINT 0x00000004 /* modem playback interrupt */
216#define ICH_MIINT 0x00000002 /* modem capture interrupt */
217#define ICH_GSCI 0x00000001 /* GPI status change interrupt */
218#define ICH_REG_ACC_SEMA 0x34 /* byte - codec write semaphore */
219#define ICH_CAS 0x01 /* codec access semaphore */
220#define ICH_REG_SDM 0x80
221#define ICH_DI2L_MASK 0x000000c0 /* PCM In 2, Mic In 2 data in line */
222#define ICH_DI2L_SHIFT 6
223#define ICH_DI1L_MASK 0x00000030 /* PCM In 1, Mic In 1 data in line */
224#define ICH_DI1L_SHIFT 4
225#define ICH_SE 0x00000008 /* steer enable */
226#define ICH_LDI_MASK 0x00000003 /* last codec read data input */
227
228#define ICH_MAX_FRAGS 32 /* max hw frags */
229
230
231/*
232 * registers for Ali5455
233 */
234
235/* ALi 5455 busmaster blocks */
236DEFINE_REGSET(AL_PI, 0x40); /* ALi PCM in */
237DEFINE_REGSET(AL_PO, 0x50); /* Ali PCM out */
238DEFINE_REGSET(AL_MC, 0x60); /* Ali Mic in */
239DEFINE_REGSET(AL_CDC_SPO, 0x70); /* Ali Codec SPDIF out */
240DEFINE_REGSET(AL_CENTER, 0x80); /* Ali center out */
241DEFINE_REGSET(AL_LFE, 0x90); /* Ali center out */
242DEFINE_REGSET(AL_CLR_SPI, 0xa0); /* Ali Controller SPDIF in */
243DEFINE_REGSET(AL_CLR_SPO, 0xb0); /* Ali Controller SPDIF out */
244DEFINE_REGSET(AL_I2S, 0xc0); /* Ali I2S in */
245DEFINE_REGSET(AL_PI2, 0xd0); /* Ali PCM2 in */
246DEFINE_REGSET(AL_MC2, 0xe0); /* Ali Mic2 in */
247
248enum {
249 ICH_REG_ALI_SCR = 0x00, /* System Control Register */
250 ICH_REG_ALI_SSR = 0x04, /* System Status Register */
251 ICH_REG_ALI_DMACR = 0x08, /* DMA Control Register */
252 ICH_REG_ALI_FIFOCR1 = 0x0c, /* FIFO Control Register 1 */
253 ICH_REG_ALI_INTERFACECR = 0x10, /* Interface Control Register */
254 ICH_REG_ALI_INTERRUPTCR = 0x14, /* Interrupt control Register */
255 ICH_REG_ALI_INTERRUPTSR = 0x18, /* Interrupt Status Register */
256 ICH_REG_ALI_FIFOCR2 = 0x1c, /* FIFO Control Register 2 */
257 ICH_REG_ALI_CPR = 0x20, /* Command Port Register */
258 ICH_REG_ALI_CPR_ADDR = 0x22, /* ac97 addr write */
259 ICH_REG_ALI_SPR = 0x24, /* Status Port Register */
260 ICH_REG_ALI_SPR_ADDR = 0x26, /* ac97 addr read */
261 ICH_REG_ALI_FIFOCR3 = 0x2c, /* FIFO Control Register 3 */
262 ICH_REG_ALI_TTSR = 0x30, /* Transmit Tag Slot Register */
263 ICH_REG_ALI_RTSR = 0x34, /* Receive Tag Slot Register */
264 ICH_REG_ALI_CSPSR = 0x38, /* Command/Status Port Status Register */
265 ICH_REG_ALI_CAS = 0x3c, /* Codec Write Semaphore Register */
266 ICH_REG_ALI_HWVOL = 0xf0, /* hardware volume control/status */
267 ICH_REG_ALI_I2SCR = 0xf4, /* I2S control/status */
268 ICH_REG_ALI_SPDIFCSR = 0xf8, /* spdif channel status register */
269 ICH_REG_ALI_SPDIFICS = 0xfc, /* spdif interface control/status */
270};
271
272#define ALI_CAS_SEM_BUSY 0x80000000
273#define ALI_CPR_ADDR_SECONDARY 0x100
274#define ALI_CPR_ADDR_READ 0x80
275#define ALI_CSPSR_CODEC_READY 0x08
276#define ALI_CSPSR_READ_OK 0x02
277#define ALI_CSPSR_WRITE_OK 0x01
278
279/* interrupts for the whole chip by interrupt status register finish */
280
281#define ALI_INT_MICIN2 (1<<26)
282#define ALI_INT_PCMIN2 (1<<25)
283#define ALI_INT_I2SIN (1<<24)
284#define ALI_INT_SPDIFOUT (1<<23) /* controller spdif out INTERRUPT */
285#define ALI_INT_SPDIFIN (1<<22)
286#define ALI_INT_LFEOUT (1<<21)
287#define ALI_INT_CENTEROUT (1<<20)
288#define ALI_INT_CODECSPDIFOUT (1<<19)
289#define ALI_INT_MICIN (1<<18)
290#define ALI_INT_PCMOUT (1<<17)
291#define ALI_INT_PCMIN (1<<16)
292#define ALI_INT_CPRAIS (1<<7) /* command port available */
293#define ALI_INT_SPRAIS (1<<5) /* status port available */
294#define ALI_INT_GPIO (1<<1)
6b75a9d8
TI		 295#define ALI_INT_MASK (ALI_INT_SPDIFOUT|ALI_INT_CODECSPDIFOUT|\
296 ALI_INT_MICIN|ALI_INT_PCMOUT|ALI_INT_PCMIN)
1da177e4
LT		 297
298#define ICH_ALI_SC_RESET (1<<31) /* master reset */
299#define ICH_ALI_SC_AC97_DBL (1<<30)
300#define ICH_ALI_SC_CODEC_SPDF (3<<20) /* 1=7/8, 2=6/9, 3=10/11 */
301#define ICH_ALI_SC_IN_BITS (3<<18)
302#define ICH_ALI_SC_OUT_BITS (3<<16)
303#define ICH_ALI_SC_6CH_CFG (3<<14)
304#define ICH_ALI_SC_PCM_4 (1<<8)
305#define ICH_ALI_SC_PCM_6 (2<<8)
306#define ICH_ALI_SC_PCM_246_MASK (3<<8)
307
308#define ICH_ALI_SS_SEC_ID (3<<5)
309#define ICH_ALI_SS_PRI_ID (3<<3)
310
311#define ICH_ALI_IF_AC97SP (1<<21)
312#define ICH_ALI_IF_MC (1<<20)
313#define ICH_ALI_IF_PI (1<<19)
314#define ICH_ALI_IF_MC2 (1<<18)
315#define ICH_ALI_IF_PI2 (1<<17)
316#define ICH_ALI_IF_LINE_SRC (1<<15) /* 0/1 = slot 3/6 */
317#define ICH_ALI_IF_MIC_SRC (1<<14) /* 0/1 = slot 3/6 */
318#define ICH_ALI_IF_SPDF_SRC (3<<12) /* 00 = PCM, 01 = AC97-in, 10 = spdif-in, 11 = i2s */
319#define ICH_ALI_IF_AC97_OUT (3<<8) /* 00 = PCM, 10 = spdif-in, 11 = i2s */
320#define ICH_ALI_IF_PO_SPDF (1<<3)
321#define ICH_ALI_IF_PO (1<<1)
322
323/*
324 *
325 */
326
6b75a9d8
TI		 327enum {
328 ICHD_PCMIN,
329 ICHD_PCMOUT,
330 ICHD_MIC,
331 ICHD_MIC2,
332 ICHD_PCM2IN,
333 ICHD_SPBAR,
334 ICHD_LAST = ICHD_SPBAR
335};
336enum {
337 NVD_PCMIN,
338 NVD_PCMOUT,
339 NVD_MIC,
340 NVD_SPBAR,
341 NVD_LAST = NVD_SPBAR
342};
343enum {
344 ALID_PCMIN,
345 ALID_PCMOUT,
346 ALID_MIC,
347 ALID_AC97SPDIFOUT,
348 ALID_SPDIFIN,
349 ALID_SPDIFOUT,
350 ALID_LAST = ALID_SPDIFOUT
351};
1da177e4 352
6b75a9d8 353#define get_ichdev(substream) (substream->runtime->private_data)
1da177e4 354
6b75a9d8 355struct ichdev {
1da177e4
LT		 356 unsigned int ichd; /* ich device number */
357 unsigned long reg_offset; /* offset to bmaddr */
358 u32 *bdbar; /* CPU address (32bit) */
359 unsigned int bdbar_addr; /* PCI bus address (32bit) */
6b75a9d8 360 struct snd_pcm_substream *substream;
1da177e4
LT		 361 unsigned int physbuf; /* physical address (32bit) */
362 unsigned int size;
363 unsigned int fragsize;
364 unsigned int fragsize1;
365 unsigned int position;
366 unsigned int pos_shift;
da2436a2 367 unsigned int last_pos;
1da177e4
LT		 368 int frags;
369 int lvi;
370 int lvi_frag;
371 int civ;
372 int ack;
373 int ack_reload;
374 unsigned int ack_bit;
375 unsigned int roff_sr;
376 unsigned int roff_picb;
377 unsigned int int_sta_mask; /* interrupt status mask */
378 unsigned int ali_slot; /* ALI DMA slot */
379 struct ac97_pcm *pcm;
380 int pcm_open_flag;
381 unsigned int page_attr_changed: 1;
1cfe43d2 382 unsigned int suspended: 1;
6b75a9d8 383};
1da177e4 384
6b75a9d8 385struct intel8x0 {
1da177e4
LT		 386 unsigned int device_type;
387
388 int irq;
389
3388c37e
TI		 390 void __iomem *addr;
391 void __iomem *bmaddr;
1da177e4
LT		 392
393 struct pci_dev *pci;
6b75a9d8 394 struct snd_card *card;
1da177e4
LT		 395
396 int pcm_devs;
6b75a9d8
TI		 397 struct snd_pcm *pcm[6];
398 struct ichdev ichd[6];
1da177e4
LT		 399
400 unsigned multi4: 1,
401 multi6: 1,
4235a317 402 multi8 :1,
1da177e4
LT		 403 dra: 1,
404 smp20bit: 1;
405 unsigned in_ac97_init: 1,
406 in_sdin_init: 1;
407 unsigned in_measurement: 1; /* during ac97 clock measurement */
408 unsigned fix_nocache: 1; /* workaround for 440MX */
409 unsigned buggy_irq: 1; /* workaround for buggy mobos */
410 unsigned xbox: 1; /* workaround for Xbox AC'97 detection */
a06147d2 411 unsigned buggy_semaphore: 1; /* workaround for buggy codec semaphore */
228cf793 412 unsigned inside_vm: 1; /* enable VM optimization */
1da177e4
LT		 413
414 int spdif_idx; /* SPDIF BAR index; *_SPBAR or -1 if use PCMOUT */
52b72388 415 unsigned int sdm_saved; /* SDM reg value */
1da177e4 416
6b75a9d8
TI		 417 struct snd_ac97_bus *ac97_bus;
418 struct snd_ac97 *ac97[3];
1da177e4 419 unsigned int ac97_sdin[3];
84a43bd5
TI		 420 unsigned int max_codecs, ncodecs;
421 unsigned int *codec_bit;
422 unsigned int codec_isr_bits;
423 unsigned int codec_ready_bits;
1da177e4
LT		 424
425 spinlock_t reg_lock;
426
427 u32 bdbars_count;
428 struct snd_dma_buffer bdbars;
429 u32 int_sta_reg; /* interrupt status register */
430 u32 int_sta_mask; /* interrupt status mask */
431};
432
cebe41d4 433static DEFINE_PCI_DEVICE_TABLE(snd_intel8x0_ids) = {
28d27aae
JP		 434 { PCI_VDEVICE(INTEL, 0x2415), DEVICE_INTEL }, /* 82801AA */
435 { PCI_VDEVICE(INTEL, 0x2425), DEVICE_INTEL }, /* 82901AB */
436 { PCI_VDEVICE(INTEL, 0x2445), DEVICE_INTEL }, /* 82801BA */
437 { PCI_VDEVICE(INTEL, 0x2485), DEVICE_INTEL }, /* ICH3 */
438 { PCI_VDEVICE(INTEL, 0x24c5), DEVICE_INTEL_ICH4 }, /* ICH4 */
439 { PCI_VDEVICE(INTEL, 0x24d5), DEVICE_INTEL_ICH4 }, /* ICH5 */
440 { PCI_VDEVICE(INTEL, 0x25a6), DEVICE_INTEL_ICH4 }, /* ESB */
441 { PCI_VDEVICE(INTEL, 0x266e), DEVICE_INTEL_ICH4 }, /* ICH6 */
442 { PCI_VDEVICE(INTEL, 0x27de), DEVICE_INTEL_ICH4 }, /* ICH7 */
443 { PCI_VDEVICE(INTEL, 0x2698), DEVICE_INTEL_ICH4 }, /* ESB2 */
444 { PCI_VDEVICE(INTEL, 0x7195), DEVICE_INTEL }, /* 440MX */
445 { PCI_VDEVICE(SI, 0x7012), DEVICE_SIS }, /* SI7012 */
446 { PCI_VDEVICE(NVIDIA, 0x01b1), DEVICE_NFORCE }, /* NFORCE */
447 { PCI_VDEVICE(NVIDIA, 0x003a), DEVICE_NFORCE }, /* MCP04 */
448 { PCI_VDEVICE(NVIDIA, 0x006a), DEVICE_NFORCE }, /* NFORCE2 */
449 { PCI_VDEVICE(NVIDIA, 0x0059), DEVICE_NFORCE }, /* CK804 */
450 { PCI_VDEVICE(NVIDIA, 0x008a), DEVICE_NFORCE }, /* CK8 */
451 { PCI_VDEVICE(NVIDIA, 0x00da), DEVICE_NFORCE }, /* NFORCE3 */
452 { PCI_VDEVICE(NVIDIA, 0x00ea), DEVICE_NFORCE }, /* CK8S */
453 { PCI_VDEVICE(NVIDIA, 0x026b), DEVICE_NFORCE }, /* MCP51 */
454 { PCI_VDEVICE(AMD, 0x746d), DEVICE_INTEL }, /* AMD8111 */
455 { PCI_VDEVICE(AMD, 0x7445), DEVICE_INTEL }, /* AMD768 */
456 { PCI_VDEVICE(AL, 0x5455), DEVICE_ALI }, /* Ali5455 */
1da177e4
LT		 457 { 0, }
458};
459
460MODULE_DEVICE_TABLE(pci, snd_intel8x0_ids);
461
462/*
463 * Lowlevel I/O - busmaster
464 */
465
3388c37e 466static inline u8 igetbyte(struct intel8x0 *chip, u32 offset)
1da177e4 467{
3388c37e 468 return ioread8(chip->bmaddr + offset);
1da177e4
LT		 469}
470
3388c37e 471static inline u16 igetword(struct intel8x0 *chip, u32 offset)
1da177e4 472{
3388c37e 473 return ioread16(chip->bmaddr + offset);
1da177e4
LT		 474}
475
3388c37e 476static inline u32 igetdword(struct intel8x0 *chip, u32 offset)
1da177e4 477{
3388c37e 478 return ioread32(chip->bmaddr + offset);
1da177e4
LT		 479}
480
3388c37e 481static inline void iputbyte(struct intel8x0 *chip, u32 offset, u8 val)
1da177e4 482{
3388c37e 483 iowrite8(val, chip->bmaddr + offset);
1da177e4
LT		 484}
485
3388c37e 486static inline void iputword(struct intel8x0 *chip, u32 offset, u16 val)
1da177e4 487{
3388c37e 488 iowrite16(val, chip->bmaddr + offset);
1da177e4
LT		 489}
490
3388c37e 491static inline void iputdword(struct intel8x0 *chip, u32 offset, u32 val)
1da177e4 492{
3388c37e 493 iowrite32(val, chip->bmaddr + offset);
1da177e4
LT		 494}
495
496/*
497 * Lowlevel I/O - AC'97 registers
498 */
499
3388c37e 500static inline u16 iagetword(struct intel8x0 *chip, u32 offset)
1da177e4 501{
3388c37e 502 return ioread16(chip->addr + offset);
1da177e4
LT		 503}
504
3388c37e 505static inline void iaputword(struct intel8x0 *chip, u32 offset, u16 val)
1da177e4 506{
3388c37e 507 iowrite16(val, chip->addr + offset);
1da177e4
LT		 508}
509
510/*
511 * Basic I/O
512 */
513
514/*
515 * access to AC97 codec via normal i/o (for ICH and SIS7012)
516 */
517
6b75a9d8 518static int snd_intel8x0_codec_semaphore(struct intel8x0 *chip, unsigned int codec)
1da177e4
LT		 519{
520 int time;
521
522 if (codec > 2)
523 return -EIO;
524 if (chip->in_sdin_init) {
525 /* we don't know the ready bit assignment at the moment */
526 /* so we check any */
84a43bd5 527 codec = chip->codec_isr_bits;
1da177e4 528 } else {
84a43bd5 529 codec = chip->codec_bit[chip->ac97_sdin[codec]];
1da177e4
LT		 530 }
531
532 /* codec ready ? */
533 if ((igetdword(chip, ICHREG(GLOB_STA)) & codec) == 0)
534 return -EIO;
535
a06147d2
TI		 536 if (chip->buggy_semaphore)
537 return 0; /* just ignore ... */
538
1da177e4
LT		 539 /* Anyone holding a semaphore for 1 msec should be shot... */
540 time = 100;
541 do {
542 if (!(igetbyte(chip, ICHREG(ACC_SEMA)) & ICH_CAS))
543 return 0;
544 udelay(10);
545 } while (time--);
546
25985edc 547 /* access to some forbidden (non existent) ac97 registers will not
1da177e4
LT		 548 * reset the semaphore. So even if you don't get the semaphore, still
549 * continue the access. We don't need the semaphore anyway. */
99b359ba 550 snd_printk(KERN_ERR "codec_semaphore: semaphore is not ready [0x%x][0x%x]\n",
1da177e4
LT		 551 igetbyte(chip, ICHREG(ACC_SEMA)), igetdword(chip, ICHREG(GLOB_STA)));
552 iagetword(chip, 0); /* clear semaphore flag */
553 /* I don't care about the semaphore */
554 return -EBUSY;
555}
556
6b75a9d8 557static void snd_intel8x0_codec_write(struct snd_ac97 *ac97,
1da177e4
LT		 558 unsigned short reg,
559 unsigned short val)
560{
6b75a9d8 561 struct intel8x0 *chip = ac97->private_data;
1da177e4
LT		 562
563 if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
564 if (! chip->in_ac97_init)
99b359ba 565 snd_printk(KERN_ERR "codec_write %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
1da177e4
LT		 566 }
567 iaputword(chip, reg + ac97->num * 0x80, val);
568}
569
6b75a9d8 570static unsigned short snd_intel8x0_codec_read(struct snd_ac97 *ac97,
1da177e4
LT		 571 unsigned short reg)
572{
6b75a9d8 573 struct intel8x0 *chip = ac97->private_data;
1da177e4
LT		 574 unsigned short res;
575 unsigned int tmp;
576
577 if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
578 if (! chip->in_ac97_init)
99b359ba 579 snd_printk(KERN_ERR "codec_read %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
1da177e4
LT		 580 res = 0xffff;
581 } else {
582 res = iagetword(chip, reg + ac97->num * 0x80);
583 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
584 /* reset RCS and preserve other R/WC bits */
6b75a9d8 585 iputdword(chip, ICHREG(GLOB_STA), tmp &
84a43bd5 586 ~(chip->codec_ready_bits | ICH_GSCI));
1da177e4 587 if (! chip->in_ac97_init)
99b359ba 588 snd_printk(KERN_ERR "codec_read %d: read timeout for register 0x%x\n", ac97->num, reg);
1da177e4
LT		 589 res = 0xffff;
590 }
591 }
592 return res;
593}
594
e23e7a14
BP		 595static void snd_intel8x0_codec_read_test(struct intel8x0 *chip,
596 unsigned int codec)
1da177e4
LT		 597{
598 unsigned int tmp;
599
600 if (snd_intel8x0_codec_semaphore(chip, codec) >= 0) {
601 iagetword(chip, codec * 0x80);
602 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
603 /* reset RCS and preserve other R/WC bits */
6b75a9d8 604 iputdword(chip, ICHREG(GLOB_STA), tmp &
84a43bd5 605 ~(chip->codec_ready_bits | ICH_GSCI));
1da177e4
LT		 606 }
607 }
608}
609
610/*
611 * access to AC97 for Ali5455
612 */
6b75a9d8 613static int snd_intel8x0_ali_codec_ready(struct intel8x0 *chip, int mask)
1da177e4
LT		 614{
615 int count = 0;
616 for (count = 0; count < 0x7f; count++) {
617 int val = igetbyte(chip, ICHREG(ALI_CSPSR));
618 if (val & mask)
619 return 0;
620 }
79ba34b9
TI		 621 if (! chip->in_ac97_init)
622 snd_printd(KERN_WARNING "intel8x0: AC97 codec ready timeout.\n");
1da177e4
LT		 623 return -EBUSY;
624}
625
6b75a9d8 626static int snd_intel8x0_ali_codec_semaphore(struct intel8x0 *chip)
1da177e4
LT		 627{
628 int time = 100;
79ba34b9
TI		 629 if (chip->buggy_semaphore)
630 return 0; /* just ignore ... */
67d8a3c1 631 while (--time && (igetdword(chip, ICHREG(ALI_CAS)) & ALI_CAS_SEM_BUSY))
1da177e4 632 udelay(1);
79ba34b9 633 if (! time && ! chip->in_ac97_init)
1da177e4
LT		 634 snd_printk(KERN_WARNING "ali_codec_semaphore timeout\n");
635 return snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_CODEC_READY);
636}
637
6b75a9d8 638static unsigned short snd_intel8x0_ali_codec_read(struct snd_ac97 *ac97, unsigned short reg)
1da177e4 639{
6b75a9d8 640 struct intel8x0 *chip = ac97->private_data;
1da177e4
LT		 641 unsigned short data = 0xffff;
642
643 if (snd_intel8x0_ali_codec_semaphore(chip))
644 goto __err;
645 reg |= ALI_CPR_ADDR_READ;
646 if (ac97->num)
647 reg |= ALI_CPR_ADDR_SECONDARY;
648 iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
649 if (snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_READ_OK))
650 goto __err;
651 data = igetword(chip, ICHREG(ALI_SPR));
652 __err:
653 return data;
654}
655
6b75a9d8
TI		 656static void snd_intel8x0_ali_codec_write(struct snd_ac97 *ac97, unsigned short reg,
657 unsigned short val)
1da177e4 658{
6b75a9d8 659 struct intel8x0 *chip = ac97->private_data;
1da177e4
LT		 660
661 if (snd_intel8x0_ali_codec_semaphore(chip))
662 return;
663 iputword(chip, ICHREG(ALI_CPR), val);
664 if (ac97->num)
665 reg |= ALI_CPR_ADDR_SECONDARY;
666 iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
667 snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_WRITE_OK);
668}
669
670
671/*
672 * DMA I/O
673 */
6b75a9d8 674static void snd_intel8x0_setup_periods(struct intel8x0 *chip, struct ichdev *ichdev)
1da177e4
LT		 675{
676 int idx;
677 u32 *bdbar = ichdev->bdbar;
678 unsigned long port = ichdev->reg_offset;
679
680 iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
681 if (ichdev->size == ichdev->fragsize) {
682 ichdev->ack_reload = ichdev->ack = 2;
683 ichdev->fragsize1 = ichdev->fragsize >> 1;
684 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 4) {
685 bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf);
686 bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
687 ichdev->fragsize1 >> ichdev->pos_shift);
688 bdbar[idx + 2] = cpu_to_le32(ichdev->physbuf + (ichdev->size >> 1));
689 bdbar[idx + 3] = cpu_to_le32(0x80000000 | /* interrupt on completion */
690 ichdev->fragsize1 >> ichdev->pos_shift);
691 }
692 ichdev->frags = 2;
693 } else {
694 ichdev->ack_reload = ichdev->ack = 1;
695 ichdev->fragsize1 = ichdev->fragsize;
696 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 2) {
6b75a9d8
TI		 697 bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf +
698 (((idx >> 1) * ichdev->fragsize) %
699 ichdev->size));
1da177e4
LT		 700 bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
701 ichdev->fragsize >> ichdev->pos_shift);
6b75a9d8 702#if 0
14ab0861 703 printk(KERN_DEBUG "bdbar[%i] = 0x%x [0x%x]\n",
6b75a9d8
TI		 704 idx + 0, bdbar[idx + 0], bdbar[idx + 1]);
705#endif
1da177e4
LT		 706 }
707 ichdev->frags = ichdev->size / ichdev->fragsize;
708 }
709 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi = ICH_REG_LVI_MASK);
710 ichdev->civ = 0;
711 iputbyte(chip, port + ICH_REG_OFF_CIV, 0);
712 ichdev->lvi_frag = ICH_REG_LVI_MASK % ichdev->frags;
713 ichdev->position = 0;
714#if 0
14ab0861
TI		 715 printk(KERN_DEBUG "lvi_frag = %i, frags = %i, period_size = 0x%x, "
716 "period_size1 = 0x%x\n",
717 ichdev->lvi_frag, ichdev->frags, ichdev->fragsize,
718 ichdev->fragsize1);
1da177e4
LT		 719#endif
720 /* clear interrupts */
721 iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
722}
723
724#ifdef __i386__
725/*
726 * Intel 82443MX running a 100MHz processor system bus has a hardware bug,
727 * which aborts PCI busmaster for audio transfer. A workaround is to set
728 * the pages as non-cached. For details, see the errata in
631dd1a8 729 * http://download.intel.com/design/chipsets/specupdt/24505108.pdf
1da177e4
LT		 730 */
731static void fill_nocache(void *buf, int size, int nocache)
732{
733 size = (size + PAGE_SIZE - 1) >> PAGE_SHIFT;
6d238cc4
AV		 734 if (nocache)
735 set_pages_uc(virt_to_page(buf), size);
736 else
737 set_pages_wb(virt_to_page(buf), size);
1da177e4
LT		 738}
739#else
6d238cc4 740#define fill_nocache(buf, size, nocache) do { ; } while (0)
1da177e4
LT		 741#endif
742
743/*
744 * Interrupt handler
745 */
746
6b75a9d8 747static inline void snd_intel8x0_update(struct intel8x0 *chip, struct ichdev *ichdev)
1da177e4
LT		 748{
749 unsigned long port = ichdev->reg_offset;
883be793 750 unsigned long flags;
1da177e4
LT		 751 int status, civ, i, step;
752 int ack = 0;
753
883be793 754 spin_lock_irqsave(&chip->reg_lock, flags);
1da177e4
LT		 755 status = igetbyte(chip, port + ichdev->roff_sr);
756 civ = igetbyte(chip, port + ICH_REG_OFF_CIV);
757 if (!(status & ICH_BCIS)) {
758 step = 0;
759 } else if (civ == ichdev->civ) {
760 // snd_printd("civ same %d\n", civ);
761 step = 1;
762 ichdev->civ++;
763 ichdev->civ &= ICH_REG_LVI_MASK;
764 } else {
765 step = civ - ichdev->civ;
766 if (step < 0)
767 step += ICH_REG_LVI_MASK + 1;
768 // if (step != 1)
769 // snd_printd("step = %d, %d -> %d\n", step, ichdev->civ, civ);
770 ichdev->civ = civ;
771 }
772
773 ichdev->position += step * ichdev->fragsize1;
774 if (! chip->in_measurement)
775 ichdev->position %= ichdev->size;
776 ichdev->lvi += step;
777 ichdev->lvi &= ICH_REG_LVI_MASK;
778 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
779 for (i = 0; i < step; i++) {
780 ichdev->lvi_frag++;
781 ichdev->lvi_frag %= ichdev->frags;
782 ichdev->bdbar[ichdev->lvi * 2] = cpu_to_le32(ichdev->physbuf + ichdev->lvi_frag * ichdev->fragsize1);
6b75a9d8 783#if 0
14ab0861
TI		 784 printk(KERN_DEBUG "new: bdbar[%i] = 0x%x [0x%x], prefetch = %i, "
785 "all = 0x%x, 0x%x\n",
6b75a9d8
TI		 786 ichdev->lvi * 2, ichdev->bdbar[ichdev->lvi * 2],
787 ichdev->bdbar[ichdev->lvi * 2 + 1], inb(ICH_REG_OFF_PIV + port),
788 inl(port + 4), inb(port + ICH_REG_OFF_CR));
789#endif
1da177e4
LT		 790 if (--ichdev->ack == 0) {
791 ichdev->ack = ichdev->ack_reload;
792 ack = 1;
793 }
794 }
883be793 795 spin_unlock_irqrestore(&chip->reg_lock, flags);
1da177e4
LT		 796 if (ack && ichdev->substream) {
797 snd_pcm_period_elapsed(ichdev->substream);
798 }
799 iputbyte(chip, port + ichdev->roff_sr,
800 status & (ICH_FIFOE | ICH_BCIS | ICH_LVBCI));
801}
802
7d12e780 803static irqreturn_t snd_intel8x0_interrupt(int irq, void *dev_id)
1da177e4 804{
6b75a9d8
TI		 805 struct intel8x0 *chip = dev_id;
806 struct ichdev *ichdev;
1da177e4
LT		 807 unsigned int status;
808 unsigned int i;
809
810 status = igetdword(chip, chip->int_sta_reg);
811 if (status == 0xffffffff) /* we are not yet resumed */
812 return IRQ_NONE;
813
814 if ((status & chip->int_sta_mask) == 0) {
815 if (status) {
816 /* ack */
817 iputdword(chip, chip->int_sta_reg, status);
818 if (! chip->buggy_irq)
819 status = 0;
820 }
821 return IRQ_RETVAL(status);
822 }
823
824 for (i = 0; i < chip->bdbars_count; i++) {
825 ichdev = &chip->ichd[i];
826 if (status & ichdev->int_sta_mask)
827 snd_intel8x0_update(chip, ichdev);
828 }
829
830 /* ack them */
831 iputdword(chip, chip->int_sta_reg, status & chip->int_sta_mask);
832
833 return IRQ_HANDLED;
834}
835
836/*
837 * PCM part
838 */
839
6b75a9d8 840static int snd_intel8x0_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4 841{
6b75a9d8
TI		 842 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
843 struct ichdev *ichdev = get_ichdev(substream);
1da177e4
LT		 844 unsigned char val = 0;
845 unsigned long port = ichdev->reg_offset;
846
847 switch (cmd) {
1da177e4 848 case SNDRV_PCM_TRIGGER_RESUME:
1cfe43d2
TI		 849 ichdev->suspended = 0;
850 /* fallthru */
851 case SNDRV_PCM_TRIGGER_START:
da2436a2 852 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1da177e4 853 val = ICH_IOCE | ICH_STARTBM;
da2436a2 854 ichdev->last_pos = ichdev->position;
1da177e4 855 break;
1da177e4 856 case SNDRV_PCM_TRIGGER_SUSPEND:
1cfe43d2
TI		 857 ichdev->suspended = 1;
858 /* fallthru */
859 case SNDRV_PCM_TRIGGER_STOP:
1da177e4
LT		 860 val = 0;
861 break;
862 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
863 val = ICH_IOCE;
864 break;
1da177e4
LT		 865 default:
866 return -EINVAL;
867 }
868 iputbyte(chip, port + ICH_REG_OFF_CR, val);
869 if (cmd == SNDRV_PCM_TRIGGER_STOP) {
870 /* wait until DMA stopped */
871 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH)) ;
872 /* reset whole DMA things */
873 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
874 }
875 return 0;
876}
877
6b75a9d8 878static int snd_intel8x0_ali_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4 879{
6b75a9d8
TI		 880 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
881 struct ichdev *ichdev = get_ichdev(substream);
1da177e4 882 unsigned long port = ichdev->reg_offset;
6b75a9d8
TI		 883 static int fiforeg[] = {
884 ICHREG(ALI_FIFOCR1), ICHREG(ALI_FIFOCR2), ICHREG(ALI_FIFOCR3)
885 };
1da177e4
LT		 886 unsigned int val, fifo;
887
888 val = igetdword(chip, ICHREG(ALI_DMACR));
889 switch (cmd) {
1cfe43d2
TI		 890 case SNDRV_PCM_TRIGGER_RESUME:
891 ichdev->suspended = 0;
892 /* fallthru */
1da177e4
LT		 893 case SNDRV_PCM_TRIGGER_START:
894 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1da177e4
LT		 895 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
896 /* clear FIFO for synchronization of channels */
897 fifo = igetdword(chip, fiforeg[ichdev->ali_slot / 4]);
898 fifo &= ~(0xff << (ichdev->ali_slot % 4));
899 fifo |= 0x83 << (ichdev->ali_slot % 4);
900 iputdword(chip, fiforeg[ichdev->ali_slot / 4], fifo);
901 }
902 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
903 val &= ~(1 << (ichdev->ali_slot + 16)); /* clear PAUSE flag */
6b75a9d8
TI		 904 /* start DMA */
905 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << ichdev->ali_slot));
1da177e4 906 break;
1cfe43d2
TI		 907 case SNDRV_PCM_TRIGGER_SUSPEND:
908 ichdev->suspended = 1;
909 /* fallthru */
1da177e4
LT		 910 case SNDRV_PCM_TRIGGER_STOP:
911 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
6b75a9d8
TI		 912 /* pause */
913 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << (ichdev->ali_slot + 16)));
1da177e4
LT		 914 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
915 while (igetbyte(chip, port + ICH_REG_OFF_CR))
916 ;
917 if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH)
918 break;
919 /* reset whole DMA things */
920 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
921 /* clear interrupts */
6b75a9d8
TI		 922 iputbyte(chip, port + ICH_REG_OFF_SR,
923 igetbyte(chip, port + ICH_REG_OFF_SR) | 0x1e);
1da177e4
LT		 924 iputdword(chip, ICHREG(ALI_INTERRUPTSR),
925 igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ichdev->int_sta_mask);
926 break;
927 default:
928 return -EINVAL;
929 }
930 return 0;
931}
932
6b75a9d8
TI		 933static int snd_intel8x0_hw_params(struct snd_pcm_substream *substream,
934 struct snd_pcm_hw_params *hw_params)
1da177e4 935{
6b75a9d8
TI		 936 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
937 struct ichdev *ichdev = get_ichdev(substream);
938 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 939 int dbl = params_rate(hw_params) > 48000;
940 int err;
941
942 if (chip->fix_nocache && ichdev->page_attr_changed) {
943 fill_nocache(runtime->dma_area, runtime->dma_bytes, 0); /* clear */
944 ichdev->page_attr_changed = 0;
945 }
946 err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
947 if (err < 0)
948 return err;
949 if (chip->fix_nocache) {
950 if (runtime->dma_area && ! ichdev->page_attr_changed) {
951 fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
952 ichdev->page_attr_changed = 1;
953 }
954 }
955 if (ichdev->pcm_open_flag) {
956 snd_ac97_pcm_close(ichdev->pcm);
957 ichdev->pcm_open_flag = 0;
958 }
959 err = snd_ac97_pcm_open(ichdev->pcm, params_rate(hw_params),
960 params_channels(hw_params),
961 ichdev->pcm->r[dbl].slots);
962 if (err >= 0) {
963 ichdev->pcm_open_flag = 1;
964 /* Force SPDIF setting */
965 if (ichdev->ichd == ICHD_PCMOUT && chip->spdif_idx < 0)
6b75a9d8
TI		 966 snd_ac97_set_rate(ichdev->pcm->r[0].codec[0], AC97_SPDIF,
967 params_rate(hw_params));
1da177e4
LT		 968 }
969 return err;
970}
971
6b75a9d8 972static int snd_intel8x0_hw_free(struct snd_pcm_substream *substream)
1da177e4 973{
6b75a9d8
TI		 974 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
975 struct ichdev *ichdev = get_ichdev(substream);
1da177e4
LT		 976
977 if (ichdev->pcm_open_flag) {
978 snd_ac97_pcm_close(ichdev->pcm);
979 ichdev->pcm_open_flag = 0;
980 }
981 if (chip->fix_nocache && ichdev->page_attr_changed) {
982 fill_nocache(substream->runtime->dma_area, substream->runtime->dma_bytes, 0);
983 ichdev->page_attr_changed = 0;
984 }
985 return snd_pcm_lib_free_pages(substream);
986}
987
6b75a9d8
TI		 988static void snd_intel8x0_setup_pcm_out(struct intel8x0 *chip,
989 struct snd_pcm_runtime *runtime)
1da177e4
LT		 990{
991 unsigned int cnt;
992 int dbl = runtime->rate > 48000;
1cfe43d2
TI		 993
994 spin_lock_irq(&chip->reg_lock);
1da177e4
LT		 995 switch (chip->device_type) {
996 case DEVICE_ALI:
997 cnt = igetdword(chip, ICHREG(ALI_SCR));
998 cnt &= ~ICH_ALI_SC_PCM_246_MASK;
999 if (runtime->channels == 4 || dbl)
1000 cnt |= ICH_ALI_SC_PCM_4;
1001 else if (runtime->channels == 6)
1002 cnt |= ICH_ALI_SC_PCM_6;
1003 iputdword(chip, ICHREG(ALI_SCR), cnt);
1004 break;
1005 case DEVICE_SIS:
1006 cnt = igetdword(chip, ICHREG(GLOB_CNT));
1007 cnt &= ~ICH_SIS_PCM_246_MASK;
1008 if (runtime->channels == 4 || dbl)
1009 cnt |= ICH_SIS_PCM_4;
1010 else if (runtime->channels == 6)
1011 cnt |= ICH_SIS_PCM_6;
1012 iputdword(chip, ICHREG(GLOB_CNT), cnt);
1013 break;
1014 default:
1015 cnt = igetdword(chip, ICHREG(GLOB_CNT));
1016 cnt &= ~(ICH_PCM_246_MASK | ICH_PCM_20BIT);
1017 if (runtime->channels == 4 || dbl)
1018 cnt |= ICH_PCM_4;
1019 else if (runtime->channels == 6)
1020 cnt |= ICH_PCM_6;
4235a317
TI		 1021 else if (runtime->channels == 8)
1022 cnt |= ICH_PCM_8;
1da177e4
LT		 1023 if (chip->device_type == DEVICE_NFORCE) {
1024 /* reset to 2ch once to keep the 6 channel data in alignment,
1025 * to start from Front Left always
1026 */
1027 if (cnt & ICH_PCM_246_MASK) {
1028 iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_PCM_246_MASK);
1029 spin_unlock_irq(&chip->reg_lock);
1030 msleep(50); /* grrr... */
1031 spin_lock_irq(&chip->reg_lock);
1032 }
1033 } else if (chip->device_type == DEVICE_INTEL_ICH4) {
1034 if (runtime->sample_bits > 16)
1035 cnt |= ICH_PCM_20BIT;
1036 }
1037 iputdword(chip, ICHREG(GLOB_CNT), cnt);
1038 break;
1039 }
1cfe43d2 1040 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 1041}
1042
6b75a9d8 1043static int snd_intel8x0_pcm_prepare(struct snd_pcm_substream *substream)
1da177e4 1044{
6b75a9d8
TI		 1045 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1046 struct snd_pcm_runtime *runtime = substream->runtime;
1047 struct ichdev *ichdev = get_ichdev(substream);
1da177e4
LT		 1048
1049 ichdev->physbuf = runtime->dma_addr;
1050 ichdev->size = snd_pcm_lib_buffer_bytes(substream);
1051 ichdev->fragsize = snd_pcm_lib_period_bytes(substream);
1da177e4
LT		 1052 if (ichdev->ichd == ICHD_PCMOUT) {
1053 snd_intel8x0_setup_pcm_out(chip, runtime);
1cfe43d2 1054 if (chip->device_type == DEVICE_INTEL_ICH4)
1da177e4 1055 ichdev->pos_shift = (runtime->sample_bits > 16) ? 2 : 1;
1da177e4
LT		 1056 }
1057 snd_intel8x0_setup_periods(chip, ichdev);
1da177e4
LT		 1058 return 0;
1059}
1060
6b75a9d8 1061static snd_pcm_uframes_t snd_intel8x0_pcm_pointer(struct snd_pcm_substream *substream)
1da177e4 1062{
6b75a9d8
TI		 1063 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1064 struct ichdev *ichdev = get_ichdev(substream);
1da177e4 1065 size_t ptr1, ptr;
da2436a2 1066 int civ, timeout = 10;
1da177e4
LT		 1067 unsigned int position;
1068
1069 spin_lock(&chip->reg_lock);
1070 do {
1071 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
1072 ptr1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
1073 position = ichdev->position;
1074 if (ptr1 == 0) {
1075 udelay(10);
1076 continue;
1077 }
228cf793
KO		 1078 if (civ != igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV))
1079 continue;
5a9a5179
DL		 1080
1081 /* IO read operation is very expensive inside virtual machine
1082 * as it is emulated. The probability that subsequent PICB read
1083 * will return different result is high enough to loop till
1084 * timeout here.
1085 * Same CIV is strict enough condition to be sure that PICB
1086 * is valid inside VM on emulated card. */
228cf793
KO		 1087 if (chip->inside_vm)
1088 break;
1089 if (ptr1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
1da177e4
LT		 1090 break;
1091 } while (timeout--);
f708eb1d 1092 ptr = ichdev->last_pos;
da2436a2
JK		 1093 if (ptr1 != 0) {
1094 ptr1 <<= ichdev->pos_shift;
1095 ptr = ichdev->fragsize1 - ptr1;
1096 ptr += position;
f708eb1d
TI		 1097 if (ptr < ichdev->last_pos) {
1098 unsigned int pos_base, last_base;
1099 pos_base = position / ichdev->fragsize1;
1100 last_base = ichdev->last_pos / ichdev->fragsize1;
1101 /* another sanity check; ptr1 can go back to full
1102 * before the base position is updated
1103 */
1104 if (pos_base == last_base)
1105 ptr = ichdev->last_pos;
1106 }
da2436a2 1107 }
f708eb1d 1108 ichdev->last_pos = ptr;
1da177e4
LT		 1109 spin_unlock(&chip->reg_lock);
1110 if (ptr >= ichdev->size)
1111 return 0;
1112 return bytes_to_frames(substream->runtime, ptr);
1113}
1114
6b75a9d8 1115static struct snd_pcm_hardware snd_intel8x0_stream =
1da177e4
LT		 1116{
1117 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1118 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1119 SNDRV_PCM_INFO_MMAP_VALID |
1120 SNDRV_PCM_INFO_PAUSE |
1121 SNDRV_PCM_INFO_RESUME),
1122 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1123 .rates = SNDRV_PCM_RATE_48000,
1124 .rate_min = 48000,
1125 .rate_max = 48000,
1126 .channels_min = 2,
1127 .channels_max = 2,
1128 .buffer_bytes_max = 128 * 1024,
1129 .period_bytes_min = 32,
1130 .period_bytes_max = 128 * 1024,
1131 .periods_min = 1,
1132 .periods_max = 1024,
1133 .fifo_size = 0,
1134};
1135
1136static unsigned int channels4[] = {
1137 2, 4,
1138};
1139
6b75a9d8 1140static struct snd_pcm_hw_constraint_list hw_constraints_channels4 = {
1da177e4
LT		 1141 .count = ARRAY_SIZE(channels4),
1142 .list = channels4,
1143 .mask = 0,
1144};
1145
1146static unsigned int channels6[] = {
1147 2, 4, 6,
1148};
1149
6b75a9d8 1150static struct snd_pcm_hw_constraint_list hw_constraints_channels6 = {
1da177e4
LT		 1151 .count = ARRAY_SIZE(channels6),
1152 .list = channels6,
1153 .mask = 0,
1154};
1155
4235a317
TI		 1156static unsigned int channels8[] = {
1157 2, 4, 6, 8,
1158};
1159
1160static struct snd_pcm_hw_constraint_list hw_constraints_channels8 = {
1161 .count = ARRAY_SIZE(channels8),
1162 .list = channels8,
1163 .mask = 0,
1164};
1165
6b75a9d8 1166static int snd_intel8x0_pcm_open(struct snd_pcm_substream *substream, struct ichdev *ichdev)
1da177e4 1167{
6b75a9d8
TI		 1168 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1169 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1170 int err;
1171
1172 ichdev->substream = substream;
1173 runtime->hw = snd_intel8x0_stream;
1174 runtime->hw.rates = ichdev->pcm->rates;
1175 snd_pcm_limit_hw_rates(runtime);
1176 if (chip->device_type == DEVICE_SIS) {
1177 runtime->hw.buffer_bytes_max = 64*1024;
1178 runtime->hw.period_bytes_max = 64*1024;
1179 }
1180 if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
1181 return err;
1182 runtime->private_data = ichdev;
1183 return 0;
1184}
1185
6b75a9d8 1186static int snd_intel8x0_playback_open(struct snd_pcm_substream *substream)
1da177e4 1187{
6b75a9d8
TI		 1188 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1189 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1190 int err;
1191
1192 err = snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMOUT]);
1193 if (err < 0)
1194 return err;
1195
4235a317
TI		 1196 if (chip->multi8) {
1197 runtime->hw.channels_max = 8;
1198 snd_pcm_hw_constraint_list(runtime, 0,
1199 SNDRV_PCM_HW_PARAM_CHANNELS,
1200 &hw_constraints_channels8);
1201 } else if (chip->multi6) {
1da177e4 1202 runtime->hw.channels_max = 6;
6b75a9d8
TI		 1203 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1204 &hw_constraints_channels6);
1da177e4
LT		 1205 } else if (chip->multi4) {
1206 runtime->hw.channels_max = 4;
6b75a9d8
TI		 1207 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1208 &hw_constraints_channels4);
1da177e4
LT		 1209 }
1210 if (chip->dra) {
1211 snd_ac97_pcm_double_rate_rules(runtime);
1212 }
1213 if (chip->smp20bit) {
1214 runtime->hw.formats |= SNDRV_PCM_FMTBIT_S32_LE;
1215 snd_pcm_hw_constraint_msbits(runtime, 0, 32, 20);
1216 }
1217 return 0;
1218}
1219
6b75a9d8 1220static int snd_intel8x0_playback_close(struct snd_pcm_substream *substream)
1da177e4 1221{
6b75a9d8 1222 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1223
1224 chip->ichd[ICHD_PCMOUT].substream = NULL;
1225 return 0;
1226}
1227
6b75a9d8 1228static int snd_intel8x0_capture_open(struct snd_pcm_substream *substream)
1da177e4 1229{
6b75a9d8 1230 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1231
1232 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMIN]);
1233}
1234
6b75a9d8 1235static int snd_intel8x0_capture_close(struct snd_pcm_substream *substream)
1da177e4 1236{
6b75a9d8 1237 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1238
1239 chip->ichd[ICHD_PCMIN].substream = NULL;
1240 return 0;
1241}
1242
6b75a9d8 1243static int snd_intel8x0_mic_open(struct snd_pcm_substream *substream)
1da177e4 1244{
6b75a9d8 1245 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1246
1247 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC]);
1248}
1249
6b75a9d8 1250static int snd_intel8x0_mic_close(struct snd_pcm_substream *substream)
1da177e4 1251{
6b75a9d8 1252 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1253
1254 chip->ichd[ICHD_MIC].substream = NULL;
1255 return 0;
1256}
1257
6b75a9d8 1258static int snd_intel8x0_mic2_open(struct snd_pcm_substream *substream)
1da177e4 1259{
6b75a9d8 1260 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1261
1262 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC2]);
1263}
1264
6b75a9d8 1265static int snd_intel8x0_mic2_close(struct snd_pcm_substream *substream)
1da177e4 1266{
6b75a9d8 1267 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1268
1269 chip->ichd[ICHD_MIC2].substream = NULL;
1270 return 0;
1271}
1272
6b75a9d8 1273static int snd_intel8x0_capture2_open(struct snd_pcm_substream *substream)
1da177e4 1274{
6b75a9d8 1275 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1276
1277 return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCM2IN]);
1278}
1279
6b75a9d8 1280static int snd_intel8x0_capture2_close(struct snd_pcm_substream *substream)
1da177e4 1281{
6b75a9d8 1282 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1283
1284 chip->ichd[ICHD_PCM2IN].substream = NULL;
1285 return 0;
1286}
1287
6b75a9d8 1288static int snd_intel8x0_spdif_open(struct snd_pcm_substream *substream)
1da177e4 1289{
6b75a9d8 1290 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1291 int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1292
1293 return snd_intel8x0_pcm_open(substream, &chip->ichd[idx]);
1294}
1295
6b75a9d8 1296static int snd_intel8x0_spdif_close(struct snd_pcm_substream *substream)
1da177e4 1297{
6b75a9d8 1298 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1299 int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1300
1301 chip->ichd[idx].substream = NULL;
1302 return 0;
1303}
1304
6b75a9d8 1305static int snd_intel8x0_ali_ac97spdifout_open(struct snd_pcm_substream *substream)
1da177e4 1306{
6b75a9d8 1307 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1308 unsigned int val;
1309
1310 spin_lock_irq(&chip->reg_lock);
1311 val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1312 val |= ICH_ALI_IF_AC97SP;
1313 iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1314 /* also needs to set ALI_SC_CODEC_SPDF correctly */
1315 spin_unlock_irq(&chip->reg_lock);
1316
1317 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_AC97SPDIFOUT]);
1318}
1319
6b75a9d8 1320static int snd_intel8x0_ali_ac97spdifout_close(struct snd_pcm_substream *substream)
1da177e4 1321{
6b75a9d8 1322 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1323 unsigned int val;
1324
1325 chip->ichd[ALID_AC97SPDIFOUT].substream = NULL;
1326 spin_lock_irq(&chip->reg_lock);
1327 val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1328 val &= ~ICH_ALI_IF_AC97SP;
1329 iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1330 spin_unlock_irq(&chip->reg_lock);
1331
1332 return 0;
1333}
1334
1a183131 1335#if 0 // NYI
6b75a9d8 1336static int snd_intel8x0_ali_spdifin_open(struct snd_pcm_substream *substream)
1da177e4 1337{
6b75a9d8 1338 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1339
1340 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFIN]);
1341}
1342
6b75a9d8 1343static int snd_intel8x0_ali_spdifin_close(struct snd_pcm_substream *substream)
1da177e4 1344{
6b75a9d8 1345 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1346
1347 chip->ichd[ALID_SPDIFIN].substream = NULL;
1348 return 0;
1349}
1350
6b75a9d8 1351static int snd_intel8x0_ali_spdifout_open(struct snd_pcm_substream *substream)
1da177e4 1352{
6b75a9d8 1353 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1354
1355 return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFOUT]);
1356}
1357
6b75a9d8 1358static int snd_intel8x0_ali_spdifout_close(struct snd_pcm_substream *substream)
1da177e4 1359{
6b75a9d8 1360 struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 1361
1362 chip->ichd[ALID_SPDIFOUT].substream = NULL;
1363 return 0;
1364}
1365#endif
1366
6b75a9d8 1367static struct snd_pcm_ops snd_intel8x0_playback_ops = {
1da177e4
LT		 1368 .open = snd_intel8x0_playback_open,
1369 .close = snd_intel8x0_playback_close,
1370 .ioctl = snd_pcm_lib_ioctl,
1371 .hw_params = snd_intel8x0_hw_params,
1372 .hw_free = snd_intel8x0_hw_free,
1373 .prepare = snd_intel8x0_pcm_prepare,
1374 .trigger = snd_intel8x0_pcm_trigger,
1375 .pointer = snd_intel8x0_pcm_pointer,
1376};
1377
6b75a9d8 1378static struct snd_pcm_ops snd_intel8x0_capture_ops = {
1da177e4
LT		 1379 .open = snd_intel8x0_capture_open,
1380 .close = snd_intel8x0_capture_close,
1381 .ioctl = snd_pcm_lib_ioctl,
1382 .hw_params = snd_intel8x0_hw_params,
1383 .hw_free = snd_intel8x0_hw_free,
1384 .prepare = snd_intel8x0_pcm_prepare,
1385 .trigger = snd_intel8x0_pcm_trigger,
1386 .pointer = snd_intel8x0_pcm_pointer,
1387};
1388
6b75a9d8 1389static struct snd_pcm_ops snd_intel8x0_capture_mic_ops = {
1da177e4
LT		 1390 .open = snd_intel8x0_mic_open,
1391 .close = snd_intel8x0_mic_close,
1392 .ioctl = snd_pcm_lib_ioctl,
1393 .hw_params = snd_intel8x0_hw_params,
1394 .hw_free = snd_intel8x0_hw_free,
1395 .prepare = snd_intel8x0_pcm_prepare,
1396 .trigger = snd_intel8x0_pcm_trigger,
1397 .pointer = snd_intel8x0_pcm_pointer,
1398};
1399
6b75a9d8 1400static struct snd_pcm_ops snd_intel8x0_capture_mic2_ops = {
1da177e4
LT		 1401 .open = snd_intel8x0_mic2_open,
1402 .close = snd_intel8x0_mic2_close,
1403 .ioctl = snd_pcm_lib_ioctl,
1404 .hw_params = snd_intel8x0_hw_params,
1405 .hw_free = snd_intel8x0_hw_free,
1406 .prepare = snd_intel8x0_pcm_prepare,
1407 .trigger = snd_intel8x0_pcm_trigger,
1408 .pointer = snd_intel8x0_pcm_pointer,
1409};
1410
6b75a9d8 1411static struct snd_pcm_ops snd_intel8x0_capture2_ops = {
1da177e4
LT		 1412 .open = snd_intel8x0_capture2_open,
1413 .close = snd_intel8x0_capture2_close,
1414 .ioctl = snd_pcm_lib_ioctl,
1415 .hw_params = snd_intel8x0_hw_params,
1416 .hw_free = snd_intel8x0_hw_free,
1417 .prepare = snd_intel8x0_pcm_prepare,
1418 .trigger = snd_intel8x0_pcm_trigger,
1419 .pointer = snd_intel8x0_pcm_pointer,
1420};
1421
6b75a9d8 1422static struct snd_pcm_ops snd_intel8x0_spdif_ops = {
1da177e4
LT		 1423 .open = snd_intel8x0_spdif_open,
1424 .close = snd_intel8x0_spdif_close,
1425 .ioctl = snd_pcm_lib_ioctl,
1426 .hw_params = snd_intel8x0_hw_params,
1427 .hw_free = snd_intel8x0_hw_free,
1428 .prepare = snd_intel8x0_pcm_prepare,
1429 .trigger = snd_intel8x0_pcm_trigger,
1430 .pointer = snd_intel8x0_pcm_pointer,
1431};
1432
6b75a9d8 1433static struct snd_pcm_ops snd_intel8x0_ali_playback_ops = {
1da177e4
LT		 1434 .open = snd_intel8x0_playback_open,
1435 .close = snd_intel8x0_playback_close,
1436 .ioctl = snd_pcm_lib_ioctl,
1437 .hw_params = snd_intel8x0_hw_params,
1438 .hw_free = snd_intel8x0_hw_free,
1439 .prepare = snd_intel8x0_pcm_prepare,
1440 .trigger = snd_intel8x0_ali_trigger,
1441 .pointer = snd_intel8x0_pcm_pointer,
1442};
1443
6b75a9d8 1444static struct snd_pcm_ops snd_intel8x0_ali_capture_ops = {
1da177e4
LT		 1445 .open = snd_intel8x0_capture_open,
1446 .close = snd_intel8x0_capture_close,
1447 .ioctl = snd_pcm_lib_ioctl,
1448 .hw_params = snd_intel8x0_hw_params,
1449 .hw_free = snd_intel8x0_hw_free,
1450 .prepare = snd_intel8x0_pcm_prepare,
1451 .trigger = snd_intel8x0_ali_trigger,
1452 .pointer = snd_intel8x0_pcm_pointer,
1453};
1454
6b75a9d8 1455static struct snd_pcm_ops snd_intel8x0_ali_capture_mic_ops = {
1da177e4
LT		 1456 .open = snd_intel8x0_mic_open,
1457 .close = snd_intel8x0_mic_close,
1458 .ioctl = snd_pcm_lib_ioctl,
1459 .hw_params = snd_intel8x0_hw_params,
1460 .hw_free = snd_intel8x0_hw_free,
1461 .prepare = snd_intel8x0_pcm_prepare,
1462 .trigger = snd_intel8x0_ali_trigger,
1463 .pointer = snd_intel8x0_pcm_pointer,
1464};
1465
6b75a9d8 1466static struct snd_pcm_ops snd_intel8x0_ali_ac97spdifout_ops = {
1da177e4
LT		 1467 .open = snd_intel8x0_ali_ac97spdifout_open,
1468 .close = snd_intel8x0_ali_ac97spdifout_close,
1469 .ioctl = snd_pcm_lib_ioctl,
1470 .hw_params = snd_intel8x0_hw_params,
1471 .hw_free = snd_intel8x0_hw_free,
1472 .prepare = snd_intel8x0_pcm_prepare,
1473 .trigger = snd_intel8x0_ali_trigger,
1474 .pointer = snd_intel8x0_pcm_pointer,
1475};
1476
1a183131 1477#if 0 // NYI
6b75a9d8 1478static struct snd_pcm_ops snd_intel8x0_ali_spdifin_ops = {
1da177e4
LT		 1479 .open = snd_intel8x0_ali_spdifin_open,
1480 .close = snd_intel8x0_ali_spdifin_close,
1481 .ioctl = snd_pcm_lib_ioctl,
1482 .hw_params = snd_intel8x0_hw_params,
1483 .hw_free = snd_intel8x0_hw_free,
1484 .prepare = snd_intel8x0_pcm_prepare,
1485 .trigger = snd_intel8x0_pcm_trigger,
1486 .pointer = snd_intel8x0_pcm_pointer,
1487};
1488
6b75a9d8 1489static struct snd_pcm_ops snd_intel8x0_ali_spdifout_ops = {
1da177e4
LT		 1490 .open = snd_intel8x0_ali_spdifout_open,
1491 .close = snd_intel8x0_ali_spdifout_close,
1492 .ioctl = snd_pcm_lib_ioctl,
1493 .hw_params = snd_intel8x0_hw_params,
1494 .hw_free = snd_intel8x0_hw_free,
1495 .prepare = snd_intel8x0_pcm_prepare,
1496 .trigger = snd_intel8x0_pcm_trigger,
1497 .pointer = snd_intel8x0_pcm_pointer,
1498};
1499#endif // NYI
1500
1501struct ich_pcm_table {
1502 char *suffix;
6b75a9d8
TI		 1503 struct snd_pcm_ops *playback_ops;
1504 struct snd_pcm_ops *capture_ops;
1da177e4
LT		 1505 size_t prealloc_size;
1506 size_t prealloc_max_size;
1507 int ac97_idx;
1508};
1509
e23e7a14
BP		 1510static int snd_intel8x0_pcm1(struct intel8x0 *chip, int device,
1511 struct ich_pcm_table *rec)
1da177e4 1512{
6b75a9d8 1513 struct snd_pcm *pcm;
1da177e4
LT		 1514 int err;
1515 char name[32];
1516
1517 if (rec->suffix)
1518 sprintf(name, "Intel ICH - %s", rec->suffix);
1519 else
1520 strcpy(name, "Intel ICH");
1521 err = snd_pcm_new(chip->card, name, device,
1522 rec->playback_ops ? 1 : 0,
1523 rec->capture_ops ? 1 : 0, &pcm);
1524 if (err < 0)
1525 return err;
1526
1527 if (rec->playback_ops)
1528 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, rec->playback_ops);
1529 if (rec->capture_ops)
1530 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, rec->capture_ops);
1531
1532 pcm->private_data = chip;
1533 pcm->info_flags = 0;
1534 if (rec->suffix)
1535 sprintf(pcm->name, "%s - %s", chip->card->shortname, rec->suffix);
1536 else
1537 strcpy(pcm->name, chip->card->shortname);
1538 chip->pcm[device] = pcm;
1539
6b75a9d8
TI		 1540 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1541 snd_dma_pci_data(chip->pci),
1da177e4
LT		 1542 rec->prealloc_size, rec->prealloc_max_size);
1543
e36e3b86
TI		 1544 if (rec->ac97_idx == ICHD_PCMOUT && rec->playback_ops) {
1545 struct snd_pcm_chmap *chmap;
1546 int chs = 2;
1547 if (rec->ac97_idx == ICHD_PCMOUT) {
1548 if (chip->multi8)
1549 chs = 8;
1550 else if (chip->multi6)
1551 chs = 6;
1552 else if (chip->multi4)
1553 chs = 4;
1554 }
1555 err = snd_pcm_add_chmap_ctls(pcm, SNDRV_PCM_STREAM_PLAYBACK,
1556 snd_pcm_alt_chmaps, chs, 0,
1557 &chmap);
1558 if (err < 0)
1559 return err;
1560 chmap->channel_mask = SND_PCM_CHMAP_MASK_2468;
1561 chip->ac97[0]->chmaps[SNDRV_PCM_STREAM_PLAYBACK] = chmap;
1562 }
1563
1da177e4
LT		 1564 return 0;
1565}
1566
e23e7a14 1567static struct ich_pcm_table intel_pcms[] = {
1da177e4
LT		 1568 {
1569 .playback_ops = &snd_intel8x0_playback_ops,
1570 .capture_ops = &snd_intel8x0_capture_ops,
1571 .prealloc_size = 64 * 1024,
1572 .prealloc_max_size = 128 * 1024,
1573 },
1574 {
1575 .suffix = "MIC ADC",
1576 .capture_ops = &snd_intel8x0_capture_mic_ops,
1577 .prealloc_size = 0,
1578 .prealloc_max_size = 128 * 1024,
1579 .ac97_idx = ICHD_MIC,
1580 },
1581 {
1582 .suffix = "MIC2 ADC",
1583 .capture_ops = &snd_intel8x0_capture_mic2_ops,
1584 .prealloc_size = 0,
1585 .prealloc_max_size = 128 * 1024,
1586 .ac97_idx = ICHD_MIC2,
1587 },
1588 {
1589 .suffix = "ADC2",
1590 .capture_ops = &snd_intel8x0_capture2_ops,
1591 .prealloc_size = 0,
1592 .prealloc_max_size = 128 * 1024,
1593 .ac97_idx = ICHD_PCM2IN,
1594 },
1595 {
1596 .suffix = "IEC958",
1597 .playback_ops = &snd_intel8x0_spdif_ops,
1598 .prealloc_size = 64 * 1024,
1599 .prealloc_max_size = 128 * 1024,
1600 .ac97_idx = ICHD_SPBAR,
1601 },
1602};
1603
e23e7a14 1604static struct ich_pcm_table nforce_pcms[] = {
1da177e4
LT		 1605 {
1606 .playback_ops = &snd_intel8x0_playback_ops,
1607 .capture_ops = &snd_intel8x0_capture_ops,
1608 .prealloc_size = 64 * 1024,
1609 .prealloc_max_size = 128 * 1024,
1610 },
1611 {
1612 .suffix = "MIC ADC",
1613 .capture_ops = &snd_intel8x0_capture_mic_ops,
1614 .prealloc_size = 0,
1615 .prealloc_max_size = 128 * 1024,
1616 .ac97_idx = NVD_MIC,
1617 },
1618 {
1619 .suffix = "IEC958",
1620 .playback_ops = &snd_intel8x0_spdif_ops,
1621 .prealloc_size = 64 * 1024,
1622 .prealloc_max_size = 128 * 1024,
1623 .ac97_idx = NVD_SPBAR,
1624 },
1625};
1626
e23e7a14 1627static struct ich_pcm_table ali_pcms[] = {
1da177e4
LT		 1628 {
1629 .playback_ops = &snd_intel8x0_ali_playback_ops,
1630 .capture_ops = &snd_intel8x0_ali_capture_ops,
1631 .prealloc_size = 64 * 1024,
1632 .prealloc_max_size = 128 * 1024,
1633 },
1634 {
1635 .suffix = "MIC ADC",
1636 .capture_ops = &snd_intel8x0_ali_capture_mic_ops,
1637 .prealloc_size = 0,
1638 .prealloc_max_size = 128 * 1024,
1639 .ac97_idx = ALID_MIC,
1640 },
1641 {
1642 .suffix = "IEC958",
1643 .playback_ops = &snd_intel8x0_ali_ac97spdifout_ops,
1a183131 1644 /* .capture_ops = &snd_intel8x0_ali_spdifin_ops, */
1da177e4
LT		 1645 .prealloc_size = 64 * 1024,
1646 .prealloc_max_size = 128 * 1024,
1647 .ac97_idx = ALID_AC97SPDIFOUT,
1648 },
1649#if 0 // NYI
1650 {
1651 .suffix = "HW IEC958",
1652 .playback_ops = &snd_intel8x0_ali_spdifout_ops,
1653 .prealloc_size = 64 * 1024,
1654 .prealloc_max_size = 128 * 1024,
1655 },
1656#endif
1657};
1658
e23e7a14 1659static int snd_intel8x0_pcm(struct intel8x0 *chip)
1da177e4
LT		 1660{
1661 int i, tblsize, device, err;
1662 struct ich_pcm_table *tbl, *rec;
1663
1664 switch (chip->device_type) {
1665 case DEVICE_INTEL_ICH4:
1666 tbl = intel_pcms;
1667 tblsize = ARRAY_SIZE(intel_pcms);
a9e99660
TI		 1668 if (spdif_aclink)
1669 tblsize--;
1da177e4
LT		 1670 break;
1671 case DEVICE_NFORCE:
1672 tbl = nforce_pcms;
1673 tblsize = ARRAY_SIZE(nforce_pcms);
a9e99660
TI		 1674 if (spdif_aclink)
1675 tblsize--;
1da177e4
LT		 1676 break;
1677 case DEVICE_ALI:
1678 tbl = ali_pcms;
1679 tblsize = ARRAY_SIZE(ali_pcms);
1680 break;
1681 default:
1682 tbl = intel_pcms;
1683 tblsize = 2;
1684 break;
1685 }
1686
1687 device = 0;
1688 for (i = 0; i < tblsize; i++) {
1689 rec = tbl + i;
1690 if (i > 0 && rec->ac97_idx) {
1691 /* activate PCM only when associated AC'97 codec */
1692 if (! chip->ichd[rec->ac97_idx].pcm)
1693 continue;
1694 }
1695 err = snd_intel8x0_pcm1(chip, device, rec);
1696 if (err < 0)
1697 return err;
1698 device++;
1699 }
1700
1701 chip->pcm_devs = device;
1702 return 0;
1703}
1704
1705
1706/*
1707 * Mixer part
1708 */
1709
6b75a9d8 1710static void snd_intel8x0_mixer_free_ac97_bus(struct snd_ac97_bus *bus)
1da177e4 1711{
6b75a9d8 1712 struct intel8x0 *chip = bus->private_data;
1da177e4
LT		 1713 chip->ac97_bus = NULL;
1714}
1715
6b75a9d8 1716static void snd_intel8x0_mixer_free_ac97(struct snd_ac97 *ac97)
1da177e4 1717{
6b75a9d8 1718 struct intel8x0 *chip = ac97->private_data;
1da177e4
LT		 1719 chip->ac97[ac97->num] = NULL;
1720}
1721
e23e7a14 1722static struct ac97_pcm ac97_pcm_defs[] = {
1da177e4
LT		 1723 /* front PCM */
1724 {
1725 .exclusive = 1,
1726 .r = { {
1727 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1728 (1 << AC97_SLOT_PCM_RIGHT) |
1729 (1 << AC97_SLOT_PCM_CENTER) |
1730 (1 << AC97_SLOT_PCM_SLEFT) |
1731 (1 << AC97_SLOT_PCM_SRIGHT) |
1732 (1 << AC97_SLOT_LFE)
1733 },
1734 {
1735 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1736 (1 << AC97_SLOT_PCM_RIGHT) |
1737 (1 << AC97_SLOT_PCM_LEFT_0) |
1738 (1 << AC97_SLOT_PCM_RIGHT_0)
1739 }
1740 }
1741 },
1742 /* PCM IN #1 */
1743 {
1744 .stream = 1,
1745 .exclusive = 1,
1746 .r = { {
1747 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1748 (1 << AC97_SLOT_PCM_RIGHT)
1749 }
1750 }
1751 },
1752 /* MIC IN #1 */
1753 {
1754 .stream = 1,
1755 .exclusive = 1,
1756 .r = { {
1757 .slots = (1 << AC97_SLOT_MIC)
1758 }
1759 }
1760 },
1761 /* S/PDIF PCM */
1762 {
1763 .exclusive = 1,
1764 .spdif = 1,
1765 .r = { {
1766 .slots = (1 << AC97_SLOT_SPDIF_LEFT2) |
1767 (1 << AC97_SLOT_SPDIF_RIGHT2)
1768 }
1769 }
1770 },
1771 /* PCM IN #2 */
1772 {
1773 .stream = 1,
1774 .exclusive = 1,
1775 .r = { {
1776 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1777 (1 << AC97_SLOT_PCM_RIGHT)
1778 }
1779 }
1780 },
1781 /* MIC IN #2 */
1782 {
1783 .stream = 1,
1784 .exclusive = 1,
1785 .r = { {
1786 .slots = (1 << AC97_SLOT_MIC)
1787 }
1788 }
1789 },
1790};
1791
e23e7a14 1792static struct ac97_quirk ac97_quirks[] = {
0d9ac27a
TI		 1793 {
1794 .subvendor = 0x0e11,
1795 .subdevice = 0x000e,
1796 .name = "Compaq Deskpro EN", /* AD1885 */
1797 .type = AC97_TUNE_HP_ONLY
1798 },
1da177e4 1799 {
6fd8b87f
JCD		 1800 .subvendor = 0x0e11,
1801 .subdevice = 0x008a,
1da177e4
LT		 1802 .name = "Compaq Evo W4000", /* AD1885 */
1803 .type = AC97_TUNE_HP_ONLY
1804 },
1805 {
6fd8b87f
JCD		 1806 .subvendor = 0x0e11,
1807 .subdevice = 0x00b8,
1da177e4
LT		 1808 .name = "Compaq Evo D510C",
1809 .type = AC97_TUNE_HP_ONLY
1810 },
1811 {
6fd8b87f
JCD		 1812 .subvendor = 0x0e11,
1813 .subdevice = 0x0860,
1da177e4
LT		 1814 .name = "HP/Compaq nx7010",
1815 .type = AC97_TUNE_MUTE_LED
1816 },
9c77b846
DC		 1817 {
1818 .subvendor = 0x1014,
1819 .subdevice = 0x0534,
1820 .name = "ThinkPad X31",
1821 .type = AC97_TUNE_INV_EAPD
1822 },
1da177e4 1823 {
6fd8b87f
JCD		 1824 .subvendor = 0x1014,
1825 .subdevice = 0x1f00,
1da177e4
LT		 1826 .name = "MS-9128",
1827 .type = AC97_TUNE_ALC_JACK
1828 },
5d529390
TI		 1829 {
1830 .subvendor = 0x1014,
1831 .subdevice = 0x0267,
1832 .name = "IBM NetVista A30p", /* AD1981B */
1833 .type = AC97_TUNE_HP_ONLY
b6a370b6
TI		 1834 },
1835 {
1836 .subvendor = 0x1025,
1837 .subdevice = 0x0082,
1838 .name = "Acer Travelmate 2310",
1839 .type = AC97_TUNE_HP_ONLY
5d529390 1840 },
72c8986c
DS		 1841 {
1842 .subvendor = 0x1025,
1843 .subdevice = 0x0083,
1844 .name = "Acer Aspire 3003LCi",
1845 .type = AC97_TUNE_HP_ONLY
1846 },
1da177e4 1847 {
6fd8b87f
JCD		 1848 .subvendor = 0x1028,
1849 .subdevice = 0x00d8,
1da177e4
LT		 1850 .name = "Dell Precision 530", /* AD1885 */
1851 .type = AC97_TUNE_HP_ONLY
1852 },
1853 {
6fd8b87f
JCD		 1854 .subvendor = 0x1028,
1855 .subdevice = 0x010d,
1da177e4
LT		 1856 .name = "Dell", /* which model? AD1885 */
1857 .type = AC97_TUNE_HP_ONLY
1858 },
1859 {
6fd8b87f
JCD		 1860 .subvendor = 0x1028,
1861 .subdevice = 0x0126,
1da177e4
LT		 1862 .name = "Dell Optiplex GX260", /* AD1981A */
1863 .type = AC97_TUNE_HP_ONLY
1864 },
1865 {
6fd8b87f
JCD		 1866 .subvendor = 0x1028,
1867 .subdevice = 0x012c,
1da177e4
LT		 1868 .name = "Dell Precision 650", /* AD1981A */
1869 .type = AC97_TUNE_HP_ONLY
1870 },
1871 {
6fd8b87f
JCD		 1872 .subvendor = 0x1028,
1873 .subdevice = 0x012d,
1da177e4
LT		 1874 .name = "Dell Precision 450", /* AD1981B*/
1875 .type = AC97_TUNE_HP_ONLY
1876 },
1877 {
6fd8b87f
JCD		 1878 .subvendor = 0x1028,
1879 .subdevice = 0x0147,
1da177e4
LT		 1880 .name = "Dell", /* which model? AD1981B*/
1881 .type = AC97_TUNE_HP_ONLY
1882 },
c9fe51c4
CB		 1883 {
1884 .subvendor = 0x1028,
1885 .subdevice = 0x0151,
1886 .name = "Dell Optiplex GX270", /* AD1981B */
1887 .type = AC97_TUNE_HP_ONLY
1888 },
1781a9af
DC		 1889 {
1890 .subvendor = 0x1028,
1891 .subdevice = 0x014e,
1892 .name = "Dell D800", /* STAC9750/51 */
1893 .type = AC97_TUNE_HP_ONLY
1894 },
1da177e4 1895 {
6fd8b87f
JCD		 1896 .subvendor = 0x1028,
1897 .subdevice = 0x0163,
1da177e4
LT		 1898 .name = "Dell Unknown", /* STAC9750/51 */
1899 .type = AC97_TUNE_HP_ONLY
1900 },
c8283425
DC		 1901 {
1902 .subvendor = 0x1028,
1903 .subdevice = 0x016a,
1904 .name = "Dell Inspiron 8600", /* STAC9750/51 */
1905 .type = AC97_TUNE_HP_ONLY
0613a594
DC		 1906 },
1907 {
1908 .subvendor = 0x1028,
1909 .subdevice = 0x0182,
1910 .name = "Dell Latitude D610", /* STAC9750/51 */
1911 .type = AC97_TUNE_HP_ONLY
c8283425 1912 },
8286c53e
DC		 1913 {
1914 .subvendor = 0x1028,
1915 .subdevice = 0x0186,
1916 .name = "Dell Latitude D810", /* cf. Malone #41015 */
1917 .type = AC97_TUNE_HP_MUTE_LED
1918 },
1919 {
1920 .subvendor = 0x1028,
1921 .subdevice = 0x0188,
1922 .name = "Dell Inspiron 6000",
1923 .type = AC97_TUNE_HP_MUTE_LED /* cf. Malone #41015 */
1924 },
f21169aa
DC		 1925 {
1926 .subvendor = 0x1028,
1927 .subdevice = 0x0189,
1928 .name = "Dell Inspiron 9300",
1929 .type = AC97_TUNE_HP_MUTE_LED
1930 },
6d6f9156
KL		 1931 {
1932 .subvendor = 0x1028,
1933 .subdevice = 0x0191,
1934 .name = "Dell Inspiron 8600",
1935 .type = AC97_TUNE_HP_ONLY
1936 },
1da177e4 1937 {
6fd8b87f
JCD		 1938 .subvendor = 0x103c,
1939 .subdevice = 0x006d,
1da177e4
LT		 1940 .name = "HP zv5000",
1941 .type = AC97_TUNE_MUTE_LED /*AD1981B*/
1942 },
1943 { /* FIXME: which codec? */
6fd8b87f
JCD		 1944 .subvendor = 0x103c,
1945 .subdevice = 0x00c3,
1da177e4
LT		 1946 .name = "HP xw6000",
1947 .type = AC97_TUNE_HP_ONLY
1948 },
1949 {
6fd8b87f
JCD		 1950 .subvendor = 0x103c,
1951 .subdevice = 0x088c,
1da177e4 1952 .name = "HP nc8000",
8286c53e 1953 .type = AC97_TUNE_HP_MUTE_LED
1da177e4
LT		 1954 },
1955 {
6fd8b87f
JCD		 1956 .subvendor = 0x103c,
1957 .subdevice = 0x0890,
1da177e4
LT		 1958 .name = "HP nc6000",
1959 .type = AC97_TUNE_MUTE_LED
1960 },
1961 {
6fd8b87f
JCD		 1962 .subvendor = 0x103c,
1963 .subdevice = 0x129d,
1da177e4
LT		 1964 .name = "HP xw8000",
1965 .type = AC97_TUNE_HP_ONLY
1966 },
a0faefed
MG		 1967 {
1968 .subvendor = 0x103c,
1969 .subdevice = 0x0938,
1970 .name = "HP nc4200",
1971 .type = AC97_TUNE_HP_MUTE_LED
1972 },
1973 {
1974 .subvendor = 0x103c,
1975 .subdevice = 0x099c,
d82ed2ff 1976 .name = "HP nx6110/nc6120",
a0faefed
MG		 1977 .type = AC97_TUNE_HP_MUTE_LED
1978 },
1979 {
1980 .subvendor = 0x103c,
1981 .subdevice = 0x0944,
1982 .name = "HP nc6220",
1983 .type = AC97_TUNE_HP_MUTE_LED
1984 },
1985 {
1986 .subvendor = 0x103c,
1987 .subdevice = 0x0934,
1988 .name = "HP nc8220",
1989 .type = AC97_TUNE_HP_MUTE_LED
1990 },
1da177e4 1991 {
6fd8b87f
JCD		 1992 .subvendor = 0x103c,
1993 .subdevice = 0x12f1,
1da177e4
LT		 1994 .name = "HP xw8200", /* AD1981B*/
1995 .type = AC97_TUNE_HP_ONLY
1996 },
1997 {
6fd8b87f
JCD		 1998 .subvendor = 0x103c,
1999 .subdevice = 0x12f2,
1da177e4
LT		 2000 .name = "HP xw6200",
2001 .type = AC97_TUNE_HP_ONLY
2002 },
2003 {
6fd8b87f
JCD		 2004 .subvendor = 0x103c,
2005 .subdevice = 0x3008,
1da177e4
LT		 2006 .name = "HP xw4200", /* AD1981B*/
2007 .type = AC97_TUNE_HP_ONLY
2008 },
7e6c3989
DC		 2009 {
2010 .subvendor = 0x104d,
2011 .subdevice = 0x8144,
2012 .name = "Sony",
2013 .type = AC97_TUNE_INV_EAPD
2014 },
1da177e4 2015 {
6fd8b87f
JCD		 2016 .subvendor = 0x104d,
2017 .subdevice = 0x8197,
1da177e4
LT		 2018 .name = "Sony S1XP",
2019 .type = AC97_TUNE_INV_EAPD
2020 },
5da5b6f9
DC		 2021 {
2022 .subvendor = 0x104d,
2023 .subdevice = 0x81c0,
2024 .name = "Sony VAIO VGN-T350P", /*AD1981B*/
2025 .type = AC97_TUNE_INV_EAPD
2026 },
ebb6f6ac
DC		 2027 {
2028 .subvendor = 0x104d,
2029 .subdevice = 0x81c5,
2030 .name = "Sony VAIO VGN-B1VP", /*AD1981B*/
2031 .type = AC97_TUNE_INV_EAPD
2032 },
1da177e4 2033 {
6fd8b87f
JCD		 2034 .subvendor = 0x1043,
2035 .subdevice = 0x80f3,
1da177e4
LT		 2036 .name = "ASUS ICH5/AD1985",
2037 .type = AC97_TUNE_AD_SHARING
2038 },
2039 {
6fd8b87f
JCD		 2040 .subvendor = 0x10cf,
2041 .subdevice = 0x11c3,
1da177e4
LT		 2042 .name = "Fujitsu-Siemens E4010",
2043 .type = AC97_TUNE_HP_ONLY
2044 },
98c7f212
TI		 2045 {
2046 .subvendor = 0x10cf,
2047 .subdevice = 0x1225,
2048 .name = "Fujitsu-Siemens T3010",
2049 .type = AC97_TUNE_HP_ONLY
2050 },
1da177e4 2051 {
6fd8b87f
JCD		 2052 .subvendor = 0x10cf,
2053 .subdevice = 0x1253,
1da177e4
LT		 2054 .name = "Fujitsu S6210", /* STAC9750/51 */
2055 .type = AC97_TUNE_HP_ONLY
2056 },
37c34ffb
TI		 2057 {
2058 .subvendor = 0x10cf,
2059 .subdevice = 0x127d,
2060 .name = "Fujitsu Lifebook P7010",
2061 .type = AC97_TUNE_HP_ONLY
2062 },
8286c53e
DC		 2063 {
2064 .subvendor = 0x10cf,
2065 .subdevice = 0x127e,
2066 .name = "Fujitsu Lifebook C1211D",
2067 .type = AC97_TUNE_HP_ONLY
2068 },
9970dce5
TI		 2069 {
2070 .subvendor = 0x10cf,
2071 .subdevice = 0x12ec,
2072 .name = "Fujitsu-Siemens 4010",
2073 .type = AC97_TUNE_HP_ONLY
2074 },
2eb061f4
JK		 2075 {
2076 .subvendor = 0x10cf,
2077 .subdevice = 0x12f2,
2078 .name = "Fujitsu-Siemens Celsius H320",
2079 .type = AC97_TUNE_SWAP_HP
2080 },
1da177e4 2081 {
6fd8b87f
JCD		 2082 .subvendor = 0x10f1,
2083 .subdevice = 0x2665,
1da177e4
LT		 2084 .name = "Fujitsu-Siemens Celsius", /* AD1981? */
2085 .type = AC97_TUNE_HP_ONLY
2086 },
2087 {
6fd8b87f
JCD		 2088 .subvendor = 0x10f1,
2089 .subdevice = 0x2885,
1da177e4
LT		 2090 .name = "AMD64 Mobo", /* ALC650 */
2091 .type = AC97_TUNE_HP_ONLY
2092 },
4f42bcc1
TI		 2093 {
2094 .subvendor = 0x10f1,
2095 .subdevice = 0x2895,
2096 .name = "Tyan Thunder K8WE",
2097 .type = AC97_TUNE_HP_ONLY
2098 },
6c504447
KP		 2099 {
2100 .subvendor = 0x10f7,
2101 .subdevice = 0x834c,
2102 .name = "Panasonic CF-R4",
2103 .type = AC97_TUNE_HP_ONLY,
2104 },
1da177e4 2105 {
6fd8b87f
JCD		 2106 .subvendor = 0x110a,
2107 .subdevice = 0x0056,
1da177e4
LT		 2108 .name = "Fujitsu-Siemens Scenic", /* AD1981? */
2109 .type = AC97_TUNE_HP_ONLY
2110 },
2111 {
6fd8b87f
JCD		 2112 .subvendor = 0x11d4,
2113 .subdevice = 0x5375,
1da177e4
LT		 2114 .name = "ADI AD1985 (discrete)",
2115 .type = AC97_TUNE_HP_ONLY
2116 },
2117 {
6fd8b87f
JCD		 2118 .subvendor = 0x1462,
2119 .subdevice = 0x5470,
1da177e4
LT		 2120 .name = "MSI P4 ATX 645 Ultra",
2121 .type = AC97_TUNE_HP_ONLY
2122 },
27c3afe6
DC		 2123 {
2124 .subvendor = 0x161f,
2125 .subdevice = 0x202f,
2126 .name = "Gateway M520",
2127 .type = AC97_TUNE_INV_EAPD
2128 },
bbb3c644
DC		 2129 {
2130 .subvendor = 0x161f,
2131 .subdevice = 0x203a,
2132 .name = "Gateway 4525GZ", /* AD1981B */
2133 .type = AC97_TUNE_INV_EAPD
2134 },
1da177e4 2135 {
6fd8b87f
JCD		 2136 .subvendor = 0x1734,
2137 .subdevice = 0x0088,
1da177e4
LT		 2138 .name = "Fujitsu-Siemens D1522", /* AD1981 */
2139 .type = AC97_TUNE_HP_ONLY
2140 },
2141 {
6fd8b87f
JCD		 2142 .subvendor = 0x8086,
2143 .subdevice = 0x2000,
1da177e4
LT		 2144 .mask = 0xfff0,
2145 .name = "Intel ICH5/AD1985",
2146 .type = AC97_TUNE_AD_SHARING
2147 },
2148 {
6fd8b87f
JCD		 2149 .subvendor = 0x8086,
2150 .subdevice = 0x4000,
1da177e4
LT		 2151 .mask = 0xfff0,
2152 .name = "Intel ICH5/AD1985",
2153 .type = AC97_TUNE_AD_SHARING
2154 },
2155 {
6fd8b87f
JCD		 2156 .subvendor = 0x8086,
2157 .subdevice = 0x4856,
1da177e4
LT		 2158 .name = "Intel D845WN (82801BA)",
2159 .type = AC97_TUNE_SWAP_HP
2160 },
2161 {
6fd8b87f
JCD		 2162 .subvendor = 0x8086,
2163 .subdevice = 0x4d44,
1da177e4
LT		 2164 .name = "Intel D850EMV2", /* AD1885 */
2165 .type = AC97_TUNE_HP_ONLY
2166 },
2167 {
6fd8b87f
JCD		 2168 .subvendor = 0x8086,
2169 .subdevice = 0x4d56,
1da177e4
LT		 2170 .name = "Intel ICH/AD1885",
2171 .type = AC97_TUNE_HP_ONLY
2172 },
2173 {
6fd8b87f
JCD		 2174 .subvendor = 0x8086,
2175 .subdevice = 0x6000,
1da177e4
LT		 2176 .mask = 0xfff0,
2177 .name = "Intel ICH5/AD1985",
2178 .type = AC97_TUNE_AD_SHARING
2179 },
2180 {
6fd8b87f
JCD		 2181 .subvendor = 0x8086,
2182 .subdevice = 0xe000,
1da177e4
LT		 2183 .mask = 0xfff0,
2184 .name = "Intel ICH5/AD1985",
2185 .type = AC97_TUNE_AD_SHARING
2186 },
2187#if 0 /* FIXME: this seems wrong on most boards */
2188 {
6fd8b87f
JCD		 2189 .subvendor = 0x8086,
2190 .subdevice = 0xa000,
1da177e4
LT		 2191 .mask = 0xfff0,
2192 .name = "Intel ICH5/AD1985",
2193 .type = AC97_TUNE_HP_ONLY
2194 },
2195#endif
2196 { } /* terminator */
2197};
2198
e23e7a14
BP		 2199static int snd_intel8x0_mixer(struct intel8x0 *chip, int ac97_clock,
2200 const char *quirk_override)
1da177e4 2201{
6b75a9d8
TI		 2202 struct snd_ac97_bus *pbus;
2203 struct snd_ac97_template ac97;
1da177e4
LT		 2204 int err;
2205 unsigned int i, codecs;
2206 unsigned int glob_sta = 0;
6b75a9d8
TI		 2207 struct snd_ac97_bus_ops *ops;
2208 static struct snd_ac97_bus_ops standard_bus_ops = {
1da177e4
LT		 2209 .write = snd_intel8x0_codec_write,
2210 .read = snd_intel8x0_codec_read,
2211 };
6b75a9d8 2212 static struct snd_ac97_bus_ops ali_bus_ops = {
1da177e4
LT		 2213 .write = snd_intel8x0_ali_codec_write,
2214 .read = snd_intel8x0_ali_codec_read,
2215 };
2216
2217 chip->spdif_idx = -1; /* use PCMOUT (or disabled) */
a9e99660
TI		 2218 if (!spdif_aclink) {
2219 switch (chip->device_type) {
2220 case DEVICE_NFORCE:
2221 chip->spdif_idx = NVD_SPBAR;
2222 break;
2223 case DEVICE_ALI:
2224 chip->spdif_idx = ALID_AC97SPDIFOUT;
2225 break;
2226 case DEVICE_INTEL_ICH4:
2227 chip->spdif_idx = ICHD_SPBAR;
2228 break;
395d9dd5 2229 }
a9e99660 2230 }
1da177e4
LT		 2231
2232 chip->in_ac97_init = 1;
2233
2234 memset(&ac97, 0, sizeof(ac97));
2235 ac97.private_data = chip;
2236 ac97.private_free = snd_intel8x0_mixer_free_ac97;
f1a63a38 2237 ac97.scaps = AC97_SCAP_SKIP_MODEM | AC97_SCAP_POWER_SAVE;
1da177e4
LT		 2238 if (chip->xbox)
2239 ac97.scaps |= AC97_SCAP_DETECT_BY_VENDOR;
2240 if (chip->device_type != DEVICE_ALI) {
2241 glob_sta = igetdword(chip, ICHREG(GLOB_STA));
2242 ops = &standard_bus_ops;
84a43bd5
TI		 2243 chip->in_sdin_init = 1;
2244 codecs = 0;
2245 for (i = 0; i < chip->max_codecs; i++) {
2246 if (! (glob_sta & chip->codec_bit[i]))
2247 continue;
2248 if (chip->device_type == DEVICE_INTEL_ICH4) {
2249 snd_intel8x0_codec_read_test(chip, codecs);
2250 chip->ac97_sdin[codecs] =
2251 igetbyte(chip, ICHREG(SDM)) & ICH_LDI_MASK;
da3cec35
TI		 2252 if (snd_BUG_ON(chip->ac97_sdin[codecs] >= 3))
2253 chip->ac97_sdin[codecs] = 0;
84a43bd5
TI		 2254 } else
2255 chip->ac97_sdin[codecs] = i;
2256 codecs++;
1da177e4 2257 }
84a43bd5
TI		 2258 chip->in_sdin_init = 0;
2259 if (! codecs)
2260 codecs = 1;
1da177e4
LT		 2261 } else {
2262 ops = &ali_bus_ops;
2263 codecs = 1;
2264 /* detect the secondary codec */
2265 for (i = 0; i < 100; i++) {
2266 unsigned int reg = igetdword(chip, ICHREG(ALI_RTSR));
2267 if (reg & 0x40) {
2268 codecs = 2;
2269 break;
2270 }
2271 iputdword(chip, ICHREG(ALI_RTSR), reg | 0x40);
2272 udelay(1);
2273 }
2274 }
2275 if ((err = snd_ac97_bus(chip->card, 0, ops, chip, &pbus)) < 0)
2276 goto __err;
2277 pbus->private_free = snd_intel8x0_mixer_free_ac97_bus;
1da177e4
LT		 2278 if (ac97_clock >= 8000 && ac97_clock <= 48000)
2279 pbus->clock = ac97_clock;
2280 /* FIXME: my test board doesn't work well with VRA... */
2281 if (chip->device_type == DEVICE_ALI)
2282 pbus->no_vra = 1;
2283 else
2284 pbus->dra = 1;
2285 chip->ac97_bus = pbus;
84a43bd5 2286 chip->ncodecs = codecs;
1da177e4
LT		 2287
2288 ac97.pci = chip->pci;
2289 for (i = 0; i < codecs; i++) {
2290 ac97.num = i;
2291 if ((err = snd_ac97_mixer(pbus, &ac97, &chip->ac97[i])) < 0) {
2292 if (err != -EACCES)
2293 snd_printk(KERN_ERR "Unable to initialize codec #%d\n", i);
2294 if (i == 0)
2295 goto __err;
1da177e4
LT		 2296 }
2297 }
2298 /* tune up the primary codec */
2299 snd_ac97_tune_hardware(chip->ac97[0], ac97_quirks, quirk_override);
2300 /* enable separate SDINs for ICH4 */
2301 if (chip->device_type == DEVICE_INTEL_ICH4)
2302 pbus->isdin = 1;
2303 /* find the available PCM streams */
2304 i = ARRAY_SIZE(ac97_pcm_defs);
2305 if (chip->device_type != DEVICE_INTEL_ICH4)
2306 i -= 2; /* do not allocate PCM2IN and MIC2 */
2307 if (chip->spdif_idx < 0)
2308 i--; /* do not allocate S/PDIF */
2309 err = snd_ac97_pcm_assign(pbus, i, ac97_pcm_defs);
2310 if (err < 0)
2311 goto __err;
2312 chip->ichd[ICHD_PCMOUT].pcm = &pbus->pcms[0];
2313 chip->ichd[ICHD_PCMIN].pcm = &pbus->pcms[1];
2314 chip->ichd[ICHD_MIC].pcm = &pbus->pcms[2];
2315 if (chip->spdif_idx >= 0)
2316 chip->ichd[chip->spdif_idx].pcm = &pbus->pcms[3];
2317 if (chip->device_type == DEVICE_INTEL_ICH4) {
2318 chip->ichd[ICHD_PCM2IN].pcm = &pbus->pcms[4];
2319 chip->ichd[ICHD_MIC2].pcm = &pbus->pcms[5];
2320 }
2321 /* enable separate SDINs for ICH4 */
2322 if (chip->device_type == DEVICE_INTEL_ICH4) {
2323 struct ac97_pcm *pcm = chip->ichd[ICHD_PCM2IN].pcm;
2324 u8 tmp = igetbyte(chip, ICHREG(SDM));
2325 tmp &= ~(ICH_DI2L_MASK|ICH_DI1L_MASK);
2326 if (pcm) {
2327 tmp |= ICH_SE; /* steer enable for multiple SDINs */
2328 tmp |= chip->ac97_sdin[0] << ICH_DI1L_SHIFT;
2329 for (i = 1; i < 4; i++) {
2330 if (pcm->r[0].codec[i]) {
2331 tmp |= chip->ac97_sdin[pcm->r[0].codec[1]->num] << ICH_DI2L_SHIFT;
2332 break;
2333 }
2334 }
2335 } else {
2336 tmp &= ~ICH_SE; /* steer disable */
2337 }
2338 iputbyte(chip, ICHREG(SDM), tmp);
2339 }
2340 if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_PCM_SLEFT)) {
2341 chip->multi4 = 1;
4235a317 2342 if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_LFE)) {
1da177e4 2343 chip->multi6 = 1;
4235a317
TI		 2344 if (chip->ac97[0]->flags & AC97_HAS_8CH)
2345 chip->multi8 = 1;
2346 }
1da177e4
LT		 2347 }
2348 if (pbus->pcms[0].r[1].rslots[0]) {
2349 chip->dra = 1;
2350 }
2351 if (chip->device_type == DEVICE_INTEL_ICH4) {
2352 if ((igetdword(chip, ICHREG(GLOB_STA)) & ICH_SAMPLE_CAP) == ICH_SAMPLE_16_20)
2353 chip->smp20bit = 1;
2354 }
a9e99660 2355 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
1da177e4
LT		 2356 /* 48kHz only */
2357 chip->ichd[chip->spdif_idx].pcm->rates = SNDRV_PCM_RATE_48000;
2358 }
a9e99660 2359 if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
1da177e4
LT		 2360 /* use slot 10/11 for SPDIF */
2361 u32 val;
2362 val = igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK;
2363 val |= ICH_PCM_SPDIF_1011;
2364 iputdword(chip, ICHREG(GLOB_CNT), val);
2365 snd_ac97_update_bits(chip->ac97[0], AC97_EXTENDED_STATUS, 0x03 << 4, 0x03 << 4);
2366 }
2367 chip->in_ac97_init = 0;
2368 return 0;
2369
2370 __err:
2371 /* clear the cold-reset bit for the next chance */
2372 if (chip->device_type != DEVICE_ALI)
6b75a9d8
TI		 2373 iputdword(chip, ICHREG(GLOB_CNT),
2374 igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_AC97COLD);
1da177e4
LT		 2375 return err;
2376}
2377
2378
2379/*
2380 *
2381 */
2382
6b75a9d8 2383static void do_ali_reset(struct intel8x0 *chip)
1da177e4
LT		 2384{
2385 iputdword(chip, ICHREG(ALI_SCR), ICH_ALI_SC_RESET);
2386 iputdword(chip, ICHREG(ALI_FIFOCR1), 0x83838383);
2387 iputdword(chip, ICHREG(ALI_FIFOCR2), 0x83838383);
2388 iputdword(chip, ICHREG(ALI_FIFOCR3), 0x83838383);
2389 iputdword(chip, ICHREG(ALI_INTERFACECR),
d78bec21 2390 ICH_ALI_IF_PI|ICH_ALI_IF_PO);
1da177e4
LT		 2391 iputdword(chip, ICHREG(ALI_INTERRUPTCR), 0x00000000);
2392 iputdword(chip, ICHREG(ALI_INTERRUPTSR), 0x00000000);
2393}
2394
e3e9c5e7
TLSC		 2395#ifdef CONFIG_SND_AC97_POWER_SAVE
2396static struct snd_pci_quirk ich_chip_reset_mode[] = {
2397 SND_PCI_QUIRK(0x1014, 0x051f, "Thinkpad R32", 1),
2398 { } /* end */
2399};
1da177e4 2400
e3e9c5e7
TLSC		 2401static int snd_intel8x0_ich_chip_cold_reset(struct intel8x0 *chip)
2402{
2403 unsigned int cnt;
1da177e4 2404 /* ACLink on, 2 channels */
e3e9c5e7
TLSC		 2405
2406 if (snd_pci_quirk_lookup(chip->pci, ich_chip_reset_mode))
2407 return -EIO;
2408
1da177e4
LT		 2409 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2410 cnt &= ~(ICH_ACLINK | ICH_PCM_246_MASK);
e3e9c5e7 2411
6dbe6628
TI		 2412 /* do cold reset - the full ac97 powerdown may leave the controller
2413 * in a warm state but actually it cannot communicate with the codec.
2414 */
2415 iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_AC97COLD);
2416 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2417 udelay(10);
2418 iputdword(chip, ICHREG(GLOB_CNT), cnt | ICH_AC97COLD);
2419 msleep(1);
e3e9c5e7
TLSC		 2420 return 0;
2421}
2422#define snd_intel8x0_ich_chip_can_cold_reset(chip) \
2423 (!snd_pci_quirk_lookup(chip->pci, ich_chip_reset_mode))
6dbe6628 2424#else
e1672800 2425#define snd_intel8x0_ich_chip_cold_reset(chip) 0
e3e9c5e7
TLSC		 2426#define snd_intel8x0_ich_chip_can_cold_reset(chip) (0)
2427#endif
2428
2429static int snd_intel8x0_ich_chip_reset(struct intel8x0 *chip)
2430{
2431 unsigned long end_time;
2432 unsigned int cnt;
2433 /* ACLink on, 2 channels */
2434 cnt = igetdword(chip, ICHREG(GLOB_CNT));
2435 cnt &= ~(ICH_ACLINK | ICH_PCM_246_MASK);
1da177e4
LT		 2436 /* finish cold or do warm reset */
2437 cnt |= (cnt & ICH_AC97COLD) == 0 ? ICH_AC97COLD : ICH_AC97WARM;
2438 iputdword(chip, ICHREG(GLOB_CNT), cnt);
2439 end_time = (jiffies + (HZ / 4)) + 1;
2440 do {
2441 if ((igetdword(chip, ICHREG(GLOB_CNT)) & ICH_AC97WARM) == 0)
e3e9c5e7 2442 return 0;
954bea35 2443 schedule_timeout_uninterruptible(1);
1da177e4 2444 } while (time_after_eq(end_time, jiffies));
6b75a9d8
TI		 2445 snd_printk(KERN_ERR "AC'97 warm reset still in progress? [0x%x]\n",
2446 igetdword(chip, ICHREG(GLOB_CNT)));
1da177e4 2447 return -EIO;
e3e9c5e7
TLSC		 2448}
2449
2450static int snd_intel8x0_ich_chip_init(struct intel8x0 *chip, int probing)
2451{
2452 unsigned long end_time;
2453 unsigned int status, nstatus;
2454 unsigned int cnt;
2455 int err;
2456
2457 /* put logic to right state */
2458 /* first clear status bits */
2459 status = ICH_RCS | ICH_MCINT | ICH_POINT | ICH_PIINT;
2460 if (chip->device_type == DEVICE_NFORCE)
2461 status |= ICH_NVSPINT;
2462 cnt = igetdword(chip, ICHREG(GLOB_STA));
2463 iputdword(chip, ICHREG(GLOB_STA), cnt & status);
2464
2465 if (snd_intel8x0_ich_chip_can_cold_reset(chip))
2466 err = snd_intel8x0_ich_chip_cold_reset(chip);
2467 else
2468 err = snd_intel8x0_ich_chip_reset(chip);
2469 if (err < 0)
2470 return err;
1da177e4 2471
1da177e4
LT		 2472 if (probing) {
2473 /* wait for any codec ready status.
2474 * Once it becomes ready it should remain ready
2475 * as long as we do not disable the ac97 link.
2476 */
2477 end_time = jiffies + HZ;
2478 do {
6b75a9d8 2479 status = igetdword(chip, ICHREG(GLOB_STA)) &
84a43bd5 2480 chip->codec_isr_bits;
1da177e4
LT		 2481 if (status)
2482 break;
954bea35 2483 schedule_timeout_uninterruptible(1);
1da177e4
LT		 2484 } while (time_after_eq(end_time, jiffies));
2485 if (! status) {
2486 /* no codec is found */
6b75a9d8
TI		 2487 snd_printk(KERN_ERR "codec_ready: codec is not ready [0x%x]\n",
2488 igetdword(chip, ICHREG(GLOB_STA)));
1da177e4
LT		 2489 return -EIO;
2490 }
2491
1da177e4
LT		 2492 /* wait for other codecs ready status. */
2493 end_time = jiffies + HZ / 4;
84a43bd5
TI		 2494 while (status != chip->codec_isr_bits &&
2495 time_after_eq(end_time, jiffies)) {
954bea35 2496 schedule_timeout_uninterruptible(1);
84a43bd5
TI		 2497 status |= igetdword(chip, ICHREG(GLOB_STA)) &
2498 chip->codec_isr_bits;
1da177e4
LT		 2499 }
2500
2501 } else {
2502 /* resume phase */
2503 int i;
2504 status = 0;
84a43bd5 2505 for (i = 0; i < chip->ncodecs; i++)
1da177e4 2506 if (chip->ac97[i])
84a43bd5 2507 status |= chip->codec_bit[chip->ac97_sdin[i]];
1da177e4
LT		 2508 /* wait until all the probed codecs are ready */
2509 end_time = jiffies + HZ;
2510 do {
6b75a9d8 2511 nstatus = igetdword(chip, ICHREG(GLOB_STA)) &
84a43bd5 2512 chip->codec_isr_bits;
1da177e4
LT		 2513 if (status == nstatus)
2514 break;
954bea35 2515 schedule_timeout_uninterruptible(1);
1da177e4
LT		 2516 } while (time_after_eq(end_time, jiffies));
2517 }
2518
2519 if (chip->device_type == DEVICE_SIS) {
2520 /* unmute the output on SIS7012 */
2521 iputword(chip, 0x4c, igetword(chip, 0x4c) | 1);
2522 }
a9e99660 2523 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
1da177e4
LT		 2524 /* enable SPDIF interrupt */
2525 unsigned int val;
2526 pci_read_config_dword(chip->pci, 0x4c, &val);
2527 val |= 0x1000000;
2528 pci_write_config_dword(chip->pci, 0x4c, val);
2529 }
2530 return 0;
2531}
2532
6b75a9d8 2533static int snd_intel8x0_ali_chip_init(struct intel8x0 *chip, int probing)
1da177e4
LT		 2534{
2535 u32 reg;
2536 int i = 0;
2537
2538 reg = igetdword(chip, ICHREG(ALI_SCR));
2539 if ((reg & 2) == 0) /* Cold required */
2540 reg |= 2;
2541 else
2542 reg |= 1; /* Warm */
2543 reg &= ~0x80000000; /* ACLink on */
2544 iputdword(chip, ICHREG(ALI_SCR), reg);
2545
2546 for (i = 0; i < HZ / 2; i++) {
2547 if (! (igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ALI_INT_GPIO))
2548 goto __ok;
954bea35 2549 schedule_timeout_uninterruptible(1);
1da177e4
LT		 2550 }
2551 snd_printk(KERN_ERR "AC'97 reset failed.\n");
2552 if (probing)
2553 return -EIO;
2554
2555 __ok:
2556 for (i = 0; i < HZ / 2; i++) {
2557 reg = igetdword(chip, ICHREG(ALI_RTSR));
2558 if (reg & 0x80) /* primary codec */
2559 break;
2560 iputdword(chip, ICHREG(ALI_RTSR), reg | 0x80);
954bea35 2561 schedule_timeout_uninterruptible(1);
1da177e4
LT		 2562 }
2563
2564 do_ali_reset(chip);
2565 return 0;
2566}
2567
6b75a9d8 2568static int snd_intel8x0_chip_init(struct intel8x0 *chip, int probing)
1da177e4 2569{
253b999f 2570 unsigned int i, timeout;
1da177e4
LT		 2571 int err;
2572
2573 if (chip->device_type != DEVICE_ALI) {
2574 if ((err = snd_intel8x0_ich_chip_init(chip, probing)) < 0)
2575 return err;
2576 iagetword(chip, 0); /* clear semaphore flag */
2577 } else {
2578 if ((err = snd_intel8x0_ali_chip_init(chip, probing)) < 0)
2579 return err;
2580 }
2581
2582 /* disable interrupts */
2583 for (i = 0; i < chip->bdbars_count; i++)
2584 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2585 /* reset channels */
2586 for (i = 0; i < chip->bdbars_count; i++)
2587 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
253b999f
JK		 2588 for (i = 0; i < chip->bdbars_count; i++) {
2589 timeout = 100000;
2590 while (--timeout != 0) {
2591 if ((igetbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset) & ICH_RESETREGS) == 0)
2592 break;
2593 }
2594 if (timeout == 0)
2595 printk(KERN_ERR "intel8x0: reset of registers failed?\n");
2596 }
1da177e4
LT		 2597 /* initialize Buffer Descriptor Lists */
2598 for (i = 0; i < chip->bdbars_count; i++)
6b75a9d8
TI		 2599 iputdword(chip, ICH_REG_OFF_BDBAR + chip->ichd[i].reg_offset,
2600 chip->ichd[i].bdbar_addr);
1da177e4
LT		 2601 return 0;
2602}
2603
6b75a9d8 2604static int snd_intel8x0_free(struct intel8x0 *chip)
1da177e4
LT		 2605{
2606 unsigned int i;
2607
2608 if (chip->irq < 0)
2609 goto __hw_end;
2610 /* disable interrupts */
2611 for (i = 0; i < chip->bdbars_count; i++)
2612 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2613 /* reset channels */
2614 for (i = 0; i < chip->bdbars_count; i++)
2615 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
a9e99660 2616 if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
1da177e4
LT		 2617 /* stop the spdif interrupt */
2618 unsigned int val;
2619 pci_read_config_dword(chip->pci, 0x4c, &val);
2620 val &= ~0x1000000;
2621 pci_write_config_dword(chip->pci, 0x4c, val);
2622 }
2623 /* --- */
f000fd80 2624
1da177e4
LT		 2625 __hw_end:
2626 if (chip->irq >= 0)
6b75a9d8 2627 free_irq(chip->irq, chip);
1da177e4
LT		 2628 if (chip->bdbars.area) {
2629 if (chip->fix_nocache)
2630 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 0);
2631 snd_dma_free_pages(&chip->bdbars);
2632 }
3388c37e
TI		 2633 if (chip->addr)
2634 pci_iounmap(chip->pci, chip->addr);
2635 if (chip->bmaddr)
2636 pci_iounmap(chip->pci, chip->bmaddr);
1da177e4
LT		 2637 pci_release_regions(chip->pci);
2638 pci_disable_device(chip->pci);
2639 kfree(chip);
2640 return 0;
2641}
2642
c7561cd8 2643#ifdef CONFIG_PM_SLEEP
1da177e4
LT		 2644/*
2645 * power management
2646 */
68cb2b55 2647static int intel8x0_suspend(struct device *dev)
1da177e4 2648{
68cb2b55
TI		 2649 struct pci_dev *pci = to_pci_dev(dev);
2650 struct snd_card *card = dev_get_drvdata(dev);
5809c6c4 2651 struct intel8x0 *chip = card->private_data;
1da177e4
LT		 2652 int i;
2653
5809c6c4 2654 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
1da177e4
LT		 2655 for (i = 0; i < chip->pcm_devs; i++)
2656 snd_pcm_suspend_all(chip->pcm[i]);
2657 /* clear nocache */
2658 if (chip->fix_nocache) {
2659 for (i = 0; i < chip->bdbars_count; i++) {
6b75a9d8 2660 struct ichdev *ichdev = &chip->ichd[i];
1da177e4 2661 if (ichdev->substream && ichdev->page_attr_changed) {
6b75a9d8 2662 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
1da177e4
LT		 2663 if (runtime->dma_area)
2664 fill_nocache(runtime->dma_area, runtime->dma_bytes, 0);
2665 }
2666 }
2667 }
84a43bd5 2668 for (i = 0; i < chip->ncodecs; i++)
5809c6c4 2669 snd_ac97_suspend(chip->ac97[i]);
52b72388
TI		 2670 if (chip->device_type == DEVICE_INTEL_ICH4)
2671 chip->sdm_saved = igetbyte(chip, ICHREG(SDM));
adbedd34 2672
30b35399 2673 if (chip->irq >= 0) {
6b75a9d8 2674 free_irq(chip->irq, chip);
30b35399
TI		 2675 chip->irq = -1;
2676 }
5809c6c4
TI		 2677 pci_disable_device(pci);
2678 pci_save_state(pci);
19bfafb2
TK		 2679 /* The call below may disable built-in speaker on some laptops
2680 * after S2RAM. So, don't touch it.
2681 */
68cb2b55 2682 /* pci_set_power_state(pci, PCI_D3hot); */
1da177e4
LT		 2683 return 0;
2684}
2685
68cb2b55 2686static int intel8x0_resume(struct device *dev)
1da177e4 2687{
68cb2b55
TI		 2688 struct pci_dev *pci = to_pci_dev(dev);
2689 struct snd_card *card = dev_get_drvdata(dev);
5809c6c4 2690 struct intel8x0 *chip = card->private_data;
1da177e4
LT		 2691 int i;
2692
30b35399 2693 pci_set_power_state(pci, PCI_D0);
5809c6c4 2694 pci_restore_state(pci);
30b35399
TI		 2695 if (pci_enable_device(pci) < 0) {
2696 printk(KERN_ERR "intel8x0: pci_enable_device failed, "
2697 "disabling device\n");
2698 snd_card_disconnect(card);
2699 return -EIO;
2700 }
5809c6c4 2701 pci_set_master(pci);
2078f38c 2702 snd_intel8x0_chip_init(chip, 0);
30b35399 2703 if (request_irq(pci->irq, snd_intel8x0_interrupt,
934c2b6d 2704 IRQF_SHARED, KBUILD_MODNAME, chip)) {
30b35399
TI		 2705 printk(KERN_ERR "intel8x0: unable to grab IRQ %d, "
2706 "disabling device\n", pci->irq);
2707 snd_card_disconnect(card);
2708 return -EIO;
2709 }
5809c6c4 2710 chip->irq = pci->irq;
90158b83 2711 synchronize_irq(chip->irq);
1da177e4 2712
52b72388 2713 /* re-initialize mixer stuff */
a9e99660 2714 if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
52b72388
TI		 2715 /* enable separate SDINs for ICH4 */
2716 iputbyte(chip, ICHREG(SDM), chip->sdm_saved);
2717 /* use slot 10/11 for SPDIF */
2718 iputdword(chip, ICHREG(GLOB_CNT),
2719 (igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK) |
2720 ICH_PCM_SPDIF_1011);
2721 }
2722
1da177e4
LT		 2723 /* refill nocache */
2724 if (chip->fix_nocache)
2725 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
2726
84a43bd5 2727 for (i = 0; i < chip->ncodecs; i++)
5809c6c4 2728 snd_ac97_resume(chip->ac97[i]);
1da177e4
LT		 2729
2730 /* refill nocache */
2731 if (chip->fix_nocache) {
2732 for (i = 0; i < chip->bdbars_count; i++) {
6b75a9d8 2733 struct ichdev *ichdev = &chip->ichd[i];
1da177e4 2734 if (ichdev->substream && ichdev->page_attr_changed) {
6b75a9d8 2735 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
1da177e4
LT		 2736 if (runtime->dma_area)
2737 fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
2738 }
2739 }
2740 }
2741
1cfe43d2
TI		 2742 /* resume status */
2743 for (i = 0; i < chip->bdbars_count; i++) {
6b75a9d8 2744 struct ichdev *ichdev = &chip->ichd[i];
1cfe43d2
TI		 2745 unsigned long port = ichdev->reg_offset;
2746 if (! ichdev->substream || ! ichdev->suspended)
2747 continue;
2748 if (ichdev->ichd == ICHD_PCMOUT)
2749 snd_intel8x0_setup_pcm_out(chip, ichdev->substream->runtime);
2750 iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
2751 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
2752 iputbyte(chip, port + ICH_REG_OFF_CIV, ichdev->civ);
2753 iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
2754 }
2755
5809c6c4 2756 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 2757 return 0;
2758}
68cb2b55
TI		 2759
2760static SIMPLE_DEV_PM_OPS(intel8x0_pm, intel8x0_suspend, intel8x0_resume);
2761#define INTEL8X0_PM_OPS &intel8x0_pm
2762#else
2763#define INTEL8X0_PM_OPS NULL
c7561cd8 2764#endif /* CONFIG_PM_SLEEP */
1da177e4
LT		 2765
2766#define INTEL8X0_TESTBUF_SIZE 32768 /* enough large for one shot */
2767
e23e7a14 2768static void intel8x0_measure_ac97_clock(struct intel8x0 *chip)
1da177e4 2769{
6b75a9d8
TI		 2770 struct snd_pcm_substream *subs;
2771 struct ichdev *ichdev;
1da177e4 2772 unsigned long port;
920e4ae3 2773 unsigned long pos, pos1, t;
2ec775e7 2774 int civ, timeout = 1000, attempt = 1;
920e4ae3 2775 struct timespec start_time, stop_time;
1da177e4
LT		 2776
2777 if (chip->ac97_bus->clock != 48000)
2778 return; /* specified in module option */
2779
2ec775e7 2780 __again:
1da177e4
LT		 2781 subs = chip->pcm[0]->streams[0].substream;
2782 if (! subs || subs->dma_buffer.bytes < INTEL8X0_TESTBUF_SIZE) {
99b359ba 2783 snd_printk(KERN_WARNING "no playback buffer allocated - aborting measure ac97 clock\n");
1da177e4
LT		 2784 return;
2785 }
2786 ichdev = &chip->ichd[ICHD_PCMOUT];
2787 ichdev->physbuf = subs->dma_buffer.addr;
29dab4fd 2788 ichdev->size = ichdev->fragsize = INTEL8X0_TESTBUF_SIZE;
1da177e4
LT		 2789 ichdev->substream = NULL; /* don't process interrupts */
2790
2791 /* set rate */
2792 if (snd_ac97_set_rate(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 48000) < 0) {
2793 snd_printk(KERN_ERR "cannot set ac97 rate: clock = %d\n", chip->ac97_bus->clock);
2794 return;
2795 }
2796 snd_intel8x0_setup_periods(chip, ichdev);
2797 port = ichdev->reg_offset;
2798 spin_lock_irq(&chip->reg_lock);
2799 chip->in_measurement = 1;
2800 /* trigger */
2801 if (chip->device_type != DEVICE_ALI)
2802 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE | ICH_STARTBM);
2803 else {
2804 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
2805 iputdword(chip, ICHREG(ALI_DMACR), 1 << ichdev->ali_slot);
2806 }
920e4ae3 2807 do_posix_clock_monotonic_gettime(&start_time);
1da177e4 2808 spin_unlock_irq(&chip->reg_lock);
ef21ca24 2809 msleep(50);
1da177e4
LT		 2810 spin_lock_irq(&chip->reg_lock);
2811 /* check the position */
920e4ae3
JK		 2812 do {
2813 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
2814 pos1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
2815 if (pos1 == 0) {
2816 udelay(10);
2817 continue;
2818 }
2819 if (civ == igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV) &&
2820 pos1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
2821 break;
2822 } while (timeout--);
da2436a2
JK		 2823 if (pos1 == 0) { /* oops, this value is not reliable */
2824 pos = 0;
2825 } else {
2826 pos = ichdev->fragsize1;
2827 pos -= pos1 << ichdev->pos_shift;
2828 pos += ichdev->position;
2829 }
1da177e4 2830 chip->in_measurement = 0;
920e4ae3 2831 do_posix_clock_monotonic_gettime(&stop_time);
1da177e4
LT		 2832 /* stop */
2833 if (chip->device_type == DEVICE_ALI) {
d78bec21 2834 iputdword(chip, ICHREG(ALI_DMACR), 1 << (ichdev->ali_slot + 16));
1da177e4
LT		 2835 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2836 while (igetbyte(chip, port + ICH_REG_OFF_CR))
2837 ;
2838 } else {
2839 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2840 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH))
2841 ;
2842 }
2843 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
2844 spin_unlock_irq(&chip->reg_lock);
2845
da2436a2
JK		 2846 if (pos == 0) {
2847 snd_printk(KERN_ERR "intel8x0: measure - unreliable DMA position..\n");
2ec775e7 2848 __retry:
30fd9940
JK		 2849 if (attempt < 3) {
2850 msleep(300);
2ec775e7
JK		 2851 attempt++;
2852 goto __again;
2853 }
30fd9940 2854 goto __end;
da2436a2
JK		 2855 }
2856
920e4ae3 2857 pos /= 4;
1da177e4
LT		 2858 t = stop_time.tv_sec - start_time.tv_sec;
2859 t *= 1000000;
920e4ae3
JK		 2860 t += (stop_time.tv_nsec - start_time.tv_nsec) / 1000;
2861 printk(KERN_INFO "%s: measured %lu usecs (%lu samples)\n", __func__, t, pos);
1da177e4 2862 if (t == 0) {
920e4ae3 2863 snd_printk(KERN_ERR "intel8x0: ?? calculation error..\n");
2ec775e7 2864 goto __retry;
1da177e4 2865 }
920e4ae3 2866 pos *= 1000;
1da177e4 2867 pos = (pos / t) * 1000 + ((pos % t) * 1000) / t;
2ec775e7 2868 if (pos < 40000 || pos >= 60000) {
1da177e4
LT		 2869 /* abnormal value. hw problem? */
2870 printk(KERN_INFO "intel8x0: measured clock %ld rejected\n", pos);
2ec775e7
JK		 2871 goto __retry;
2872 } else if (pos > 40500 && pos < 41500)
920e4ae3
JK		 2873 /* first exception - 41000Hz reference clock */
2874 chip->ac97_bus->clock = 41000;
29dab4fd 2875 else if (pos > 43600 && pos < 44600)
920e4ae3
JK		 2876 /* second exception - 44100HZ reference clock */
2877 chip->ac97_bus->clock = 44100;
1da177e4
LT		 2878 else if (pos < 47500 || pos > 48500)
2879 /* not 48000Hz, tuning the clock.. */
2880 chip->ac97_bus->clock = (chip->ac97_bus->clock * 48000) / pos;
30fd9940 2881 __end:
1da177e4 2882 printk(KERN_INFO "intel8x0: clocking to %d\n", chip->ac97_bus->clock);
6dbe6628 2883 snd_ac97_update_power(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 0);
1da177e4
LT		 2884}
2885
e23e7a14 2886static struct snd_pci_quirk intel8x0_clock_list[] = {
d695e4ea 2887 SND_PCI_QUIRK(0x0e11, 0x008a, "AD1885", 41000),
f4795a4e 2888 SND_PCI_QUIRK(0x1014, 0x0581, "AD1981B", 48000),
d695e4ea
TI		 2889 SND_PCI_QUIRK(0x1028, 0x00be, "AD1885", 44100),
2890 SND_PCI_QUIRK(0x1028, 0x0177, "AD1980", 48000),
78fad343 2891 SND_PCI_QUIRK(0x1028, 0x01ad, "AD1981B", 48000),
d695e4ea
TI		 2892 SND_PCI_QUIRK(0x1043, 0x80f3, "AD1985", 48000),
2893 { } /* terminator */
2b3b5485
JK		 2894};
2895
e23e7a14 2896static int intel8x0_in_clock_list(struct intel8x0 *chip)
2b3b5485
JK		 2897{
2898 struct pci_dev *pci = chip->pci;
d695e4ea
TI		 2899 const struct snd_pci_quirk *wl;
2900
2901 wl = snd_pci_quirk_lookup(pci, intel8x0_clock_list);
2902 if (!wl)
2903 return 0;
2904 printk(KERN_INFO "intel8x0: white list rate for %04x:%04x is %i\n",
2905 pci->subsystem_vendor, pci->subsystem_device, wl->value);
2906 chip->ac97_bus->clock = wl->value;
2907 return 1;
2b3b5485
JK		 2908}
2909
adf1b3d2 2910#ifdef CONFIG_PROC_FS
6b75a9d8
TI		 2911static void snd_intel8x0_proc_read(struct snd_info_entry * entry,
2912 struct snd_info_buffer *buffer)
1da177e4 2913{
6b75a9d8 2914 struct intel8x0 *chip = entry->private_data;
1da177e4
LT		 2915 unsigned int tmp;
2916
2917 snd_iprintf(buffer, "Intel8x0\n\n");
2918 if (chip->device_type == DEVICE_ALI)
2919 return;
2920 tmp = igetdword(chip, ICHREG(GLOB_STA));
2921 snd_iprintf(buffer, "Global control : 0x%08x\n", igetdword(chip, ICHREG(GLOB_CNT)));
2922 snd_iprintf(buffer, "Global status : 0x%08x\n", tmp);
2923 if (chip->device_type == DEVICE_INTEL_ICH4)
2924 snd_iprintf(buffer, "SDM : 0x%08x\n", igetdword(chip, ICHREG(SDM)));
84a43bd5
TI		 2925 snd_iprintf(buffer, "AC'97 codecs ready :");
2926 if (tmp & chip->codec_isr_bits) {
2927 int i;
2928 static const char *codecs[3] = {
2929 "primary", "secondary", "tertiary"
2930 };
2931 for (i = 0; i < chip->max_codecs; i++)
2932 if (tmp & chip->codec_bit[i])
2933 snd_iprintf(buffer, " %s", codecs[i]);
2934 } else
2935 snd_iprintf(buffer, " none");
2936 snd_iprintf(buffer, "\n");
2937 if (chip->device_type == DEVICE_INTEL_ICH4 ||
2938 chip->device_type == DEVICE_SIS)
1da177e4
LT		 2939 snd_iprintf(buffer, "AC'97 codecs SDIN : %i %i %i\n",
2940 chip->ac97_sdin[0],
2941 chip->ac97_sdin[1],
2942 chip->ac97_sdin[2]);
2943}
2944
e23e7a14 2945static void snd_intel8x0_proc_init(struct intel8x0 *chip)
1da177e4 2946{
6b75a9d8 2947 struct snd_info_entry *entry;
1da177e4
LT		 2948
2949 if (! snd_card_proc_new(chip->card, "intel8x0", &entry))
bf850204 2950 snd_info_set_text_ops(entry, chip, snd_intel8x0_proc_read);
1da177e4 2951}
adf1b3d2
TI		 2952#else
2953#define snd_intel8x0_proc_init(x)
2954#endif
1da177e4 2955
6b75a9d8 2956static int snd_intel8x0_dev_free(struct snd_device *device)
1da177e4 2957{
6b75a9d8 2958 struct intel8x0 *chip = device->device_data;
1da177e4
LT		 2959 return snd_intel8x0_free(chip);
2960}
2961
2962struct ich_reg_info {
2963 unsigned int int_sta_mask;
2964 unsigned int offset;
2965};
2966
84a43bd5
TI		 2967static unsigned int ich_codec_bits[3] = {
2968 ICH_PCR, ICH_SCR, ICH_TCR
2969};
2970static unsigned int sis_codec_bits[3] = {
2971 ICH_PCR, ICH_SCR, ICH_SIS_TCR
2972};
2973
e23e7a14 2974static int snd_intel8x0_inside_vm(struct pci_dev *pci)
65c397d6 2975{
7fb4f392
KO		 2976 int result = inside_vm;
2977 char *msg = NULL;
65c397d6 2978
7fb4f392
KO		 2979 /* check module parameter first (override detection) */
2980 if (result >= 0) {
2981 msg = result ? "enable (forced) VM" : "disable (forced) VM";
2982 goto fini;
2983 }
2984
2985 /* detect KVM and Parallels virtual environments */
2986 result = kvm_para_available();
2987#ifdef X86_FEATURE_HYPERVISOR
2988 result = result || boot_cpu_has(X86_FEATURE_HYPERVISOR);
65c397d6 2989#endif
7fb4f392
KO		 2990 if (!result)
2991 goto fini;
2992
2993 /* check for known (emulated) devices */
2994 if (pci->subsystem_vendor == 0x1af4 &&
2995 pci->subsystem_device == 0x1100) {
2996 /* KVM emulated sound, PCI SSID: 1af4:1100 */
2997 msg = "enable KVM";
2998 } else if (pci->subsystem_vendor == 0x1ab8) {
2999 /* Parallels VM emulated sound, PCI SSID: 1ab8:xxxx */
3000 msg = "enable Parallels VM";
3001 } else {
3002 msg = "disable (unknown or VT-d) VM";
3003 result = 0;
65c397d6
KO		 3004 }
3005
7fb4f392
KO		 3006fini:
3007 if (msg != NULL)
3008 printk(KERN_INFO "intel8x0: %s optimization\n", msg);
65c397d6
KO		 3009
3010 return result;
3011}
3012
e23e7a14
BP		 3013static int snd_intel8x0_create(struct snd_card *card,
3014 struct pci_dev *pci,
3015 unsigned long device_type,
3016 struct intel8x0 **r_intel8x0)
1da177e4 3017{
6b75a9d8 3018 struct intel8x0 *chip;
1da177e4
LT		 3019 int err;
3020 unsigned int i;
3021 unsigned int int_sta_masks;
6b75a9d8
TI		 3022 struct ichdev *ichdev;
3023 static struct snd_device_ops ops = {
1da177e4
LT		 3024 .dev_free = snd_intel8x0_dev_free,
3025 };
3026
3027 static unsigned int bdbars[] = {
3028 3, /* DEVICE_INTEL */
3029 6, /* DEVICE_INTEL_ICH4 */
3030 3, /* DEVICE_SIS */
3031 6, /* DEVICE_ALI */
3032 4, /* DEVICE_NFORCE */
3033 };
3034 static struct ich_reg_info intel_regs[6] = {
3035 { ICH_PIINT, 0 },
3036 { ICH_POINT, 0x10 },
3037 { ICH_MCINT, 0x20 },
3038 { ICH_M2INT, 0x40 },
3039 { ICH_P2INT, 0x50 },
3040 { ICH_SPINT, 0x60 },
3041 };
3042 static struct ich_reg_info nforce_regs[4] = {
3043 { ICH_PIINT, 0 },
3044 { ICH_POINT, 0x10 },
3045 { ICH_MCINT, 0x20 },
3046 { ICH_NVSPINT, 0x70 },
3047 };
3048 static struct ich_reg_info ali_regs[6] = {
3049 { ALI_INT_PCMIN, 0x40 },
3050 { ALI_INT_PCMOUT, 0x50 },
3051 { ALI_INT_MICIN, 0x60 },
3052 { ALI_INT_CODECSPDIFOUT, 0x70 },
3053 { ALI_INT_SPDIFIN, 0xa0 },
3054 { ALI_INT_SPDIFOUT, 0xb0 },
3055 };
3056 struct ich_reg_info *tbl;
3057
3058 *r_intel8x0 = NULL;
3059
3060 if ((err = pci_enable_device(pci)) < 0)
3061 return err;
3062
e560d8d8 3063 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
1da177e4
LT		 3064 if (chip == NULL) {
3065 pci_disable_device(pci);
3066 return -ENOMEM;
3067 }
3068 spin_lock_init(&chip->reg_lock);
3069 chip->device_type = device_type;
3070 chip->card = card;
3071 chip->pci = pci;
3072 chip->irq = -1;
c829b052
TI		 3073
3074 /* module parameters */
3075 chip->buggy_irq = buggy_irq;
3076 chip->buggy_semaphore = buggy_semaphore;
3077 if (xbox)
3078 chip->xbox = 1;
1da177e4 3079
7fb4f392 3080 chip->inside_vm = snd_intel8x0_inside_vm(pci);
228cf793 3081
1da177e4
LT		 3082 if (pci->vendor == PCI_VENDOR_ID_INTEL &&
3083 pci->device == PCI_DEVICE_ID_INTEL_440MX)
3084 chip->fix_nocache = 1; /* enable workaround */
3085
1da177e4
LT		 3086 if ((err = pci_request_regions(pci, card->shortname)) < 0) {
3087 kfree(chip);
3088 pci_disable_device(pci);
3089 return err;
3090 }
3091
3092 if (device_type == DEVICE_ALI) {
3093 /* ALI5455 has no ac97 region */
3388c37e 3094 chip->bmaddr = pci_iomap(pci, 0, 0);
1da177e4
LT		 3095 goto port_inited;
3096 }
3097
3388c37e
TI		 3098 if (pci_resource_flags(pci, 2) & IORESOURCE_MEM) /* ICH4 and Nforce */
3099 chip->addr = pci_iomap(pci, 2, 0);
3100 else
3101 chip->addr = pci_iomap(pci, 0, 0);
3102 if (!chip->addr) {
3103 snd_printk(KERN_ERR "AC'97 space ioremap problem\n");
3104 snd_intel8x0_free(chip);
3105 return -EIO;
3106 }
3107 if (pci_resource_flags(pci, 3) & IORESOURCE_MEM) /* ICH4 */
3108 chip->bmaddr = pci_iomap(pci, 3, 0);
3109 else
3110 chip->bmaddr = pci_iomap(pci, 1, 0);
3111 if (!chip->bmaddr) {
3112 snd_printk(KERN_ERR "Controller space ioremap problem\n");
3113 snd_intel8x0_free(chip);
3114 return -EIO;
1da177e4
LT		 3115 }
3116
3117 port_inited:
1da177e4
LT		 3118 chip->bdbars_count = bdbars[device_type];
3119
3120 /* initialize offsets */
3121 switch (device_type) {
3122 case DEVICE_NFORCE:
3123 tbl = nforce_regs;
3124 break;
3125 case DEVICE_ALI:
3126 tbl = ali_regs;
3127 break;
3128 default:
3129 tbl = intel_regs;
3130 break;
3131 }
3132 for (i = 0; i < chip->bdbars_count; i++) {
3133 ichdev = &chip->ichd[i];
3134 ichdev->ichd = i;
3135 ichdev->reg_offset = tbl[i].offset;
3136 ichdev->int_sta_mask = tbl[i].int_sta_mask;
3137 if (device_type == DEVICE_SIS) {
3138 /* SiS 7012 swaps the registers */
3139 ichdev->roff_sr = ICH_REG_OFF_PICB;
3140 ichdev->roff_picb = ICH_REG_OFF_SR;
3141 } else {
3142 ichdev->roff_sr = ICH_REG_OFF_SR;
3143 ichdev->roff_picb = ICH_REG_OFF_PICB;
3144 }
3145 if (device_type == DEVICE_ALI)
3146 ichdev->ali_slot = (ichdev->reg_offset - 0x40) / 0x10;
3147 /* SIS7012 handles the pcm data in bytes, others are in samples */
3148 ichdev->pos_shift = (device_type == DEVICE_SIS) ? 0 : 1;
3149 }
3150
3151 /* allocate buffer descriptor lists */
3152 /* the start of each lists must be aligned to 8 bytes */
3153 if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(pci),
3154 chip->bdbars_count * sizeof(u32) * ICH_MAX_FRAGS * 2,
3155 &chip->bdbars) < 0) {
3156 snd_intel8x0_free(chip);
3157 snd_printk(KERN_ERR "intel8x0: cannot allocate buffer descriptors\n");
3158 return -ENOMEM;
3159 }
3160 /* tables must be aligned to 8 bytes here, but the kernel pages
3161 are much bigger, so we don't care (on i386) */
3162 /* workaround for 440MX */
3163 if (chip->fix_nocache)
3164 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
3165 int_sta_masks = 0;
3166 for (i = 0; i < chip->bdbars_count; i++) {
3167 ichdev = &chip->ichd[i];
beef08a5
TI		 3168 ichdev->bdbar = ((u32 *)chip->bdbars.area) +
3169 (i * ICH_MAX_FRAGS * 2);
3170 ichdev->bdbar_addr = chip->bdbars.addr +
3171 (i * sizeof(u32) * ICH_MAX_FRAGS * 2);
1da177e4
LT		 3172 int_sta_masks |= ichdev->int_sta_mask;
3173 }
beef08a5
TI		 3174 chip->int_sta_reg = device_type == DEVICE_ALI ?
3175 ICH_REG_ALI_INTERRUPTSR : ICH_REG_GLOB_STA;
1da177e4
LT		 3176 chip->int_sta_mask = int_sta_masks;
3177
beef08a5 3178 pci_set_master(pci);
beef08a5 3179
84a43bd5
TI		 3180 switch(chip->device_type) {
3181 case DEVICE_INTEL_ICH4:
3182 /* ICH4 can have three codecs */
3183 chip->max_codecs = 3;
3184 chip->codec_bit = ich_codec_bits;
3185 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_TRI;
3186 break;
3187 case DEVICE_SIS:
3188 /* recent SIS7012 can have three codecs */
3189 chip->max_codecs = 3;
3190 chip->codec_bit = sis_codec_bits;
3191 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_SIS_TRI;
3192 break;
3193 default:
3194 /* others up to two codecs */
3195 chip->max_codecs = 2;
3196 chip->codec_bit = ich_codec_bits;
3197 chip->codec_ready_bits = ICH_PRI | ICH_SRI;
3198 break;
3199 }
3200 for (i = 0; i < chip->max_codecs; i++)
3201 chip->codec_isr_bits |= chip->codec_bit[i];
3202
1da177e4
LT		 3203 if ((err = snd_intel8x0_chip_init(chip, 1)) < 0) {
3204 snd_intel8x0_free(chip);
3205 return err;
3206 }
3207
2078f38c
TI		 3208 /* request irq after initializaing int_sta_mask, etc */
3209 if (request_irq(pci->irq, snd_intel8x0_interrupt,
934c2b6d 3210 IRQF_SHARED, KBUILD_MODNAME, chip)) {
2078f38c
TI		 3211 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
3212 snd_intel8x0_free(chip);
3213 return -EBUSY;
3214 }
3215 chip->irq = pci->irq;
3216
1da177e4
LT		 3217 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
3218 snd_intel8x0_free(chip);
3219 return err;
3220 }
3221
3222 snd_card_set_dev(card, &pci->dev);
3223
3224 *r_intel8x0 = chip;
3225 return 0;
3226}
3227
3228static struct shortname_table {
3229 unsigned int id;
3230 const char *s;
e23e7a14 3231} shortnames[] = {
8cdfd251
TI		 3232 { PCI_DEVICE_ID_INTEL_82801AA_5, "Intel 82801AA-ICH" },
3233 { PCI_DEVICE_ID_INTEL_82801AB_5, "Intel 82901AB-ICH0" },
3234 { PCI_DEVICE_ID_INTEL_82801BA_4, "Intel 82801BA-ICH2" },
1da177e4 3235 { PCI_DEVICE_ID_INTEL_440MX, "Intel 440MX" },
8cdfd251
TI		 3236 { PCI_DEVICE_ID_INTEL_82801CA_5, "Intel 82801CA-ICH3" },
3237 { PCI_DEVICE_ID_INTEL_82801DB_5, "Intel 82801DB-ICH4" },
3238 { PCI_DEVICE_ID_INTEL_82801EB_5, "Intel ICH5" },
1da177e4
LT		 3239 { PCI_DEVICE_ID_INTEL_ESB_5, "Intel 6300ESB" },
3240 { PCI_DEVICE_ID_INTEL_ICH6_18, "Intel ICH6" },
3241 { PCI_DEVICE_ID_INTEL_ICH7_20, "Intel ICH7" },
3437c5df 3242 { PCI_DEVICE_ID_INTEL_ESB2_14, "Intel ESB2" },
1da177e4 3243 { PCI_DEVICE_ID_SI_7012, "SiS SI7012" },
8cdfd251 3244 { PCI_DEVICE_ID_NVIDIA_MCP1_AUDIO, "NVidia nForce" },
1da177e4
LT		 3245 { PCI_DEVICE_ID_NVIDIA_MCP2_AUDIO, "NVidia nForce2" },
3246 { PCI_DEVICE_ID_NVIDIA_MCP3_AUDIO, "NVidia nForce3" },
3247 { PCI_DEVICE_ID_NVIDIA_CK8S_AUDIO, "NVidia CK8S" },
3248 { PCI_DEVICE_ID_NVIDIA_CK804_AUDIO, "NVidia CK804" },
3249 { PCI_DEVICE_ID_NVIDIA_CK8_AUDIO, "NVidia CK8" },
3250 { 0x003a, "NVidia MCP04" },
3251 { 0x746d, "AMD AMD8111" },
3252 { 0x7445, "AMD AMD768" },
3253 { 0x5455, "ALi M5455" },
3254 { 0, NULL },
3255};
3256
e23e7a14 3257static struct snd_pci_quirk spdif_aclink_defaults[] = {
a9e99660
TI		 3258 SND_PCI_QUIRK(0x147b, 0x1c1a, "ASUS KN8", 1),
3259 { } /* end */
3260};
3261
3262/* look up white/black list for SPDIF over ac-link */
e23e7a14 3263static int check_default_spdif_aclink(struct pci_dev *pci)
a9e99660
TI		 3264{
3265 const struct snd_pci_quirk *w;
3266
3267 w = snd_pci_quirk_lookup(pci, spdif_aclink_defaults);
3268 if (w) {
3269 if (w->value)
86b27237
TI		 3270 snd_printdd(KERN_INFO
3271 "intel8x0: Using SPDIF over AC-Link for %s\n",
3272 snd_pci_quirk_name(w));
a9e99660 3273 else
86b27237
TI		 3274 snd_printdd(KERN_INFO
3275 "intel8x0: Using integrated SPDIF DMA for %s\n",
3276 snd_pci_quirk_name(w));
a9e99660
TI		 3277 return w->value;
3278 }
3279 return 0;
3280}
3281
e23e7a14
BP		 3282static int snd_intel8x0_probe(struct pci_dev *pci,
3283 const struct pci_device_id *pci_id)
1da177e4 3284{
6b75a9d8
TI		 3285 struct snd_card *card;
3286 struct intel8x0 *chip;
1da177e4
LT		 3287 int err;
3288 struct shortname_table *name;
3289
e58de7ba
TI		 3290 err = snd_card_create(index, id, THIS_MODULE, 0, &card);
3291 if (err < 0)
3292 return err;
1da177e4 3293
a9e99660
TI		 3294 if (spdif_aclink < 0)
3295 spdif_aclink = check_default_spdif_aclink(pci);
3296
3297 strcpy(card->driver, "ICH");
3298 if (!spdif_aclink) {
3299 switch (pci_id->driver_data) {
3300 case DEVICE_NFORCE:
3301 strcpy(card->driver, "NFORCE");
3302 break;
3303 case DEVICE_INTEL_ICH4:
3304 strcpy(card->driver, "ICH4");
3305 }
1da177e4
LT		 3306 }
3307
3308 strcpy(card->shortname, "Intel ICH");
3309 for (name = shortnames; name->id; name++) {
3310 if (pci->device == name->id) {
3311 strcpy(card->shortname, name->s);
3312 break;
3313 }
3314 }
3315
beef08a5
TI		 3316 if (buggy_irq < 0) {
3317 /* some Nforce[2] and ICH boards have problems with IRQ handling.
3318 * Needs to return IRQ_HANDLED for unknown irqs.
3319 */
3320 if (pci_id->driver_data == DEVICE_NFORCE)
3321 buggy_irq = 1;
3322 else
3323 buggy_irq = 0;
3324 }
3325
a06147d2 3326 if ((err = snd_intel8x0_create(card, pci, pci_id->driver_data,
c829b052 3327 &chip)) < 0) {
1da177e4
LT		 3328 snd_card_free(card);
3329 return err;
3330 }
5809c6c4 3331 card->private_data = chip;
1da177e4 3332
b7fe4622 3333 if ((err = snd_intel8x0_mixer(chip, ac97_clock, ac97_quirk)) < 0) {
1da177e4
LT		 3334 snd_card_free(card);
3335 return err;
3336 }
3337 if ((err = snd_intel8x0_pcm(chip)) < 0) {
3338 snd_card_free(card);
3339 return err;
3340 }
3341
3342 snd_intel8x0_proc_init(chip);
3343
3344 snprintf(card->longname, sizeof(card->longname),
3388c37e
TI		 3345 "%s with %s at irq %i", card->shortname,
3346 snd_ac97_get_short_name(chip->ac97[0]), chip->irq);
1da177e4 3347
2b3b5485
JK		 3348 if (ac97_clock == 0 || ac97_clock == 1) {
3349 if (ac97_clock == 0) {
3350 if (intel8x0_in_clock_list(chip) == 0)
3351 intel8x0_measure_ac97_clock(chip);
3352 } else {
3353 intel8x0_measure_ac97_clock(chip);
3354 }
3355 }
1da177e4
LT		 3356
3357 if ((err = snd_card_register(card)) < 0) {
3358 snd_card_free(card);
3359 return err;
3360 }
3361 pci_set_drvdata(pci, card);
1da177e4
LT		 3362 return 0;
3363}
3364
e23e7a14 3365static void snd_intel8x0_remove(struct pci_dev *pci)
1da177e4
LT		 3366{
3367 snd_card_free(pci_get_drvdata(pci));
3368 pci_set_drvdata(pci, NULL);
3369}
3370
e9f66d9b 3371static struct pci_driver intel8x0_driver = {
3733e424 3372 .name = KBUILD_MODNAME,
1da177e4
LT		 3373 .id_table = snd_intel8x0_ids,
3374 .probe = snd_intel8x0_probe,
e23e7a14 3375 .remove = snd_intel8x0_remove,
68cb2b55
TI		 3376 .driver = {
3377 .pm = INTEL8X0_PM_OPS,
3378 },
1da177e4
LT		 3379};
3380
e9f66d9b 3381module_pci_driver(intel8x0_driver);
kernel source for telekom puls (alcatel/mediatek)