projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
module_param: make bool parameters really bool (drivers & misc)
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / usb / musb / musb_core.c
1 /*
2 * MUSB OTG driver core code
3 *
4 * Copyright 2005 Mentor Graphics Corporation
5 * Copyright (C) 2005-2006 by Texas Instruments
6 * Copyright (C) 2006-2007 Nokia Corporation
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License
10 * version 2 as published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but
13 * WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
20 * 02110-1301 USA
21 *
22 * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
23 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
24 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
25 * NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY DIRECT, INDIRECT,
26 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
27 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
28 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
29 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
31 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 *
33 */
34
35 /*
36 * Inventra (Multipoint) Dual-Role Controller Driver for Linux.
37 *
38 * This consists of a Host Controller Driver (HCD) and a peripheral
39 * controller driver implementing the "Gadget" API; OTG support is
40 * in the works. These are normal Linux-USB controller drivers which
41 * use IRQs and have no dedicated thread.
42 *
43 * This version of the driver has only been used with products from
44 * Texas Instruments. Those products integrate the Inventra logic
45 * with other DMA, IRQ, and bus modules, as well as other logic that
46 * needs to be reflected in this driver.
47 *
48 *
49 * NOTE: the original Mentor code here was pretty much a collection
50 * of mechanisms that don't seem to have been fully integrated/working
51 * for *any* Linux kernel version. This version aims at Linux 2.6.now,
52 * Key open issues include:
53 *
54 * - Lack of host-side transaction scheduling, for all transfer types.
55 * The hardware doesn't do it; instead, software must.
56 *
57 * This is not an issue for OTG devices that don't support external
58 * hubs, but for more "normal" USB hosts it's a user issue that the
59 * "multipoint" support doesn't scale in the expected ways. That
60 * includes DaVinci EVM in a common non-OTG mode.
61 *
62 * * Control and bulk use dedicated endpoints, and there's as
63 * yet no mechanism to either (a) reclaim the hardware when
64 * peripherals are NAKing, which gets complicated with bulk
65 * endpoints, or (b) use more than a single bulk endpoint in
66 * each direction.
67 *
68 * RESULT: one device may be perceived as blocking another one.
69 *
70 * * Interrupt and isochronous will dynamically allocate endpoint
71 * hardware, but (a) there's no record keeping for bandwidth;
72 * (b) in the common case that few endpoints are available, there
73 * is no mechanism to reuse endpoints to talk to multiple devices.
74 *
75 * RESULT: At one extreme, bandwidth can be overcommitted in
76 * some hardware configurations, no faults will be reported.
77 * At the other extreme, the bandwidth capabilities which do
78 * exist tend to be severely undercommitted. You can't yet hook
79 * up both a keyboard and a mouse to an external USB hub.
80 */
81
82 /*
83 * This gets many kinds of configuration information:
84 * - Kconfig for everything user-configurable
85 * - platform_device for addressing, irq, and platform_data
86 * - platform_data is mostly for board-specific informarion
87 * (plus recentrly, SOC or family details)
88 *
89 * Most of the conditional compilation will (someday) vanish.
90 */
91
92 #include <linux/module.h>
93 #include <linux/kernel.h>
94 #include <linux/sched.h>
95 #include <linux/slab.h>
96 #include <linux/init.h>
97 #include <linux/list.h>
98 #include <linux/kobject.h>
99 #include <linux/prefetch.h>
100 #include <linux/platform_device.h>
101 #include <linux/io.h>
102
103 #include "musb_core.h"
104
105 #define TA_WAIT_BCON(m) max_t(int, (m)->a_wait_bcon, OTG_TIME_A_WAIT_BCON)
106
107
108 #define DRIVER_AUTHOR "Mentor Graphics, Texas Instruments, Nokia"
109 #define DRIVER_DESC "Inventra Dual-Role USB Controller Driver"
110
111 #define MUSB_VERSION "6.0"
112
113 #define DRIVER_INFO DRIVER_DESC ", v" MUSB_VERSION
114
115 #define MUSB_DRIVER_NAME "musb-hdrc"
116 const char musb_driver_name[] = MUSB_DRIVER_NAME;
117
118 MODULE_DESCRIPTION(DRIVER_INFO);
119 MODULE_AUTHOR(DRIVER_AUTHOR);
120 MODULE_LICENSE("GPL");
121 MODULE_ALIAS("platform:" MUSB_DRIVER_NAME);
122
123
124 /*-------------------------------------------------------------------------*/
125
126 static inline struct musb *dev_to_musb(struct device *dev)
127 {
128 return dev_get_drvdata(dev);
129 }
130
131 /*-------------------------------------------------------------------------*/
132
133 #ifndef CONFIG_BLACKFIN
134 static int musb_ulpi_read(struct otg_transceiver *otg, u32 offset)
135 {
136 void __iomem *addr = otg->io_priv;
137 int i = 0;
138 u8 r;
139 u8 power;
140
141 /* Make sure the transceiver is not in low power mode */
142 power = musb_readb(addr, MUSB_POWER);
143 power &= ~MUSB_POWER_SUSPENDM;
144 musb_writeb(addr, MUSB_POWER, power);
145
146 /* REVISIT: musbhdrc_ulpi_an.pdf recommends setting the
147 * ULPICarKitControlDisableUTMI after clearing POWER_SUSPENDM.
148 */
149
150 musb_writeb(addr, MUSB_ULPI_REG_ADDR, (u8)offset);
151 musb_writeb(addr, MUSB_ULPI_REG_CONTROL,
152 MUSB_ULPI_REG_REQ | MUSB_ULPI_RDN_WR);
153
154 while (!(musb_readb(addr, MUSB_ULPI_REG_CONTROL)
155 & MUSB_ULPI_REG_CMPLT)) {
156 i++;
157 if (i == 10000)
158 return -ETIMEDOUT;
159
160 }
161 r = musb_readb(addr, MUSB_ULPI_REG_CONTROL);
162 r &= ~MUSB_ULPI_REG_CMPLT;
163 musb_writeb(addr, MUSB_ULPI_REG_CONTROL, r);
164
165 return musb_readb(addr, MUSB_ULPI_REG_DATA);
166 }
167
168 static int musb_ulpi_write(struct otg_transceiver *otg,
169 u32 offset, u32 data)
170 {
171 void __iomem *addr = otg->io_priv;
172 int i = 0;
173 u8 r = 0;
174 u8 power;
175
176 /* Make sure the transceiver is not in low power mode */
177 power = musb_readb(addr, MUSB_POWER);
178 power &= ~MUSB_POWER_SUSPENDM;
179 musb_writeb(addr, MUSB_POWER, power);
180
181 musb_writeb(addr, MUSB_ULPI_REG_ADDR, (u8)offset);
182 musb_writeb(addr, MUSB_ULPI_REG_DATA, (u8)data);
183 musb_writeb(addr, MUSB_ULPI_REG_CONTROL, MUSB_ULPI_REG_REQ);
184
185 while (!(musb_readb(addr, MUSB_ULPI_REG_CONTROL)
186 & MUSB_ULPI_REG_CMPLT)) {
187 i++;
188 if (i == 10000)
189 return -ETIMEDOUT;
190 }
191
192 r = musb_readb(addr, MUSB_ULPI_REG_CONTROL);
193 r &= ~MUSB_ULPI_REG_CMPLT;
194 musb_writeb(addr, MUSB_ULPI_REG_CONTROL, r);
195
196 return 0;
197 }
198 #else
199 #define musb_ulpi_read NULL
200 #define musb_ulpi_write NULL
201 #endif
202
203 static struct otg_io_access_ops musb_ulpi_access = {
204 .read = musb_ulpi_read,
205 .write = musb_ulpi_write,
206 };
207
208 /*-------------------------------------------------------------------------*/
209
210 #if !defined(CONFIG_USB_MUSB_TUSB6010) && !defined(CONFIG_USB_MUSB_BLACKFIN)
211
212 /*
213 * Load an endpoint's FIFO
214 */
215 void musb_write_fifo(struct musb_hw_ep *hw_ep, u16 len, const u8 *src)
216 {
217 struct musb *musb = hw_ep->musb;
218 void __iomem *fifo = hw_ep->fifo;
219
220 prefetch((u8 *)src);
221
222 dev_dbg(musb->controller, "%cX ep%d fifo %p count %d buf %p\n",
223 'T', hw_ep->epnum, fifo, len, src);
224
225 /* we can't assume unaligned reads work */
226 if (likely((0x01 & (unsigned long) src) == 0)) {
227 u16 index = 0;
228
229 /* best case is 32bit-aligned source address */
230 if ((0x02 & (unsigned long) src) == 0) {
231 if (len >= 4) {
232 writesl(fifo, src + index, len >> 2);
233 index += len & ~0x03;
234 }
235 if (len & 0x02) {
236 musb_writew(fifo, 0, *(u16 *)&src[index]);
237 index += 2;
238 }
239 } else {
240 if (len >= 2) {
241 writesw(fifo, src + index, len >> 1);
242 index += len & ~0x01;
243 }
244 }
245 if (len & 0x01)
246 musb_writeb(fifo, 0, src[index]);
247 } else {
248 /* byte aligned */
249 writesb(fifo, src, len);
250 }
251 }
252
253 #if !defined(CONFIG_USB_MUSB_AM35X)
254 /*
255 * Unload an endpoint's FIFO
256 */
257 void musb_read_fifo(struct musb_hw_ep *hw_ep, u16 len, u8 *dst)
258 {
259 struct musb *musb = hw_ep->musb;
260 void __iomem *fifo = hw_ep->fifo;
261
262 dev_dbg(musb->controller, "%cX ep%d fifo %p count %d buf %p\n",
263 'R', hw_ep->epnum, fifo, len, dst);
264
265 /* we can't assume unaligned writes work */
266 if (likely((0x01 & (unsigned long) dst) == 0)) {
267 u16 index = 0;
268
269 /* best case is 32bit-aligned destination address */
270 if ((0x02 & (unsigned long) dst) == 0) {
271 if (len >= 4) {
272 readsl(fifo, dst, len >> 2);
273 index = len & ~0x03;
274 }
275 if (len & 0x02) {
276 *(u16 *)&dst[index] = musb_readw(fifo, 0);
277 index += 2;
278 }
279 } else {
280 if (len >= 2) {
281 readsw(fifo, dst, len >> 1);
282 index = len & ~0x01;
283 }
284 }
285 if (len & 0x01)
286 dst[index] = musb_readb(fifo, 0);
287 } else {
288 /* byte aligned */
289 readsb(fifo, dst, len);
290 }
291 }
292 #endif
293
294 #endif /* normal PIO */
295
296
297 /*-------------------------------------------------------------------------*/
298
299 /* for high speed test mode; see USB 2.0 spec 7.1.20 */
300 static const u8 musb_test_packet[53] = {
301 /* implicit SYNC then DATA0 to start */
302
303 /* JKJKJKJK x9 */
304 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
305 /* JJKKJJKK x8 */
306 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa,
307 /* JJJJKKKK x8 */
308 0xee, 0xee, 0xee, 0xee, 0xee, 0xee, 0xee, 0xee,
309 /* JJJJJJJKKKKKKK x8 */
310 0xfe, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
311 /* JJJJJJJK x8 */
312 0x7f, 0xbf, 0xdf, 0xef, 0xf7, 0xfb, 0xfd,
313 /* JKKKKKKK x10, JK */
314 0xfc, 0x7e, 0xbf, 0xdf, 0xef, 0xf7, 0xfb, 0xfd, 0x7e
315
316 /* implicit CRC16 then EOP to end */
317 };
318
319 void musb_load_testpacket(struct musb *musb)
320 {
321 void __iomem *regs = musb->endpoints[0].regs;
322
323 musb_ep_select(musb->mregs, 0);
324 musb_write_fifo(musb->control_ep,
325 sizeof(musb_test_packet), musb_test_packet);
326 musb_writew(regs, MUSB_CSR0, MUSB_CSR0_TXPKTRDY);
327 }
328
329 /*-------------------------------------------------------------------------*/
330
331 /*
332 * Handles OTG hnp timeouts, such as b_ase0_brst
333 */
334 void musb_otg_timer_func(unsigned long data)
335 {
336 struct musb *musb = (struct musb *)data;
337 unsigned long flags;
338
339 spin_lock_irqsave(&musb->lock, flags);
340 switch (musb->xceiv->state) {
341 case OTG_STATE_B_WAIT_ACON:
342 dev_dbg(musb->controller, "HNP: b_wait_acon timeout; back to b_peripheral\n");
343 musb_g_disconnect(musb);
344 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
345 musb->is_active = 0;
346 break;
347 case OTG_STATE_A_SUSPEND:
348 case OTG_STATE_A_WAIT_BCON:
349 dev_dbg(musb->controller, "HNP: %s timeout\n",
350 otg_state_string(musb->xceiv->state));
351 musb_platform_set_vbus(musb, 0);
352 musb->xceiv->state = OTG_STATE_A_WAIT_VFALL;
353 break;
354 default:
355 dev_dbg(musb->controller, "HNP: Unhandled mode %s\n",
356 otg_state_string(musb->xceiv->state));
357 }
358 musb->ignore_disconnect = 0;
359 spin_unlock_irqrestore(&musb->lock, flags);
360 }
361
362 /*
363 * Stops the HNP transition. Caller must take care of locking.
364 */
365 void musb_hnp_stop(struct musb *musb)
366 {
367 struct usb_hcd *hcd = musb_to_hcd(musb);
368 void __iomem *mbase = musb->mregs;
369 u8 reg;
370
371 dev_dbg(musb->controller, "HNP: stop from %s\n", otg_state_string(musb->xceiv->state));
372
373 switch (musb->xceiv->state) {
374 case OTG_STATE_A_PERIPHERAL:
375 musb_g_disconnect(musb);
376 dev_dbg(musb->controller, "HNP: back to %s\n",
377 otg_state_string(musb->xceiv->state));
378 break;
379 case OTG_STATE_B_HOST:
380 dev_dbg(musb->controller, "HNP: Disabling HR\n");
381 hcd->self.is_b_host = 0;
382 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
383 MUSB_DEV_MODE(musb);
384 reg = musb_readb(mbase, MUSB_POWER);
385 reg |= MUSB_POWER_SUSPENDM;
386 musb_writeb(mbase, MUSB_POWER, reg);
387 /* REVISIT: Start SESSION_REQUEST here? */
388 break;
389 default:
390 dev_dbg(musb->controller, "HNP: Stopping in unknown state %s\n",
391 otg_state_string(musb->xceiv->state));
392 }
393
394 /*
395 * When returning to A state after HNP, avoid hub_port_rebounce(),
396 * which cause occasional OPT A "Did not receive reset after connect"
397 * errors.
398 */
399 musb->port1_status &= ~(USB_PORT_STAT_C_CONNECTION << 16);
400 }
401
402 /*
403 * Interrupt Service Routine to record USB "global" interrupts.
404 * Since these do not happen often and signify things of
405 * paramount importance, it seems OK to check them individually;
406 * the order of the tests is specified in the manual
407 *
408 * @param musb instance pointer
409 * @param int_usb register contents
410 * @param devctl
411 * @param power
412 */
413
414 static irqreturn_t musb_stage0_irq(struct musb *musb, u8 int_usb,
415 u8 devctl, u8 power)
416 {
417 irqreturn_t handled = IRQ_NONE;
418
419 dev_dbg(musb->controller, "<== Power=%02x, DevCtl=%02x, int_usb=0x%x\n", power, devctl,
420 int_usb);
421
422 /* in host mode, the peripheral may issue remote wakeup.
423 * in peripheral mode, the host may resume the link.
424 * spurious RESUME irqs happen too, paired with SUSPEND.
425 */
426 if (int_usb & MUSB_INTR_RESUME) {
427 handled = IRQ_HANDLED;
428 dev_dbg(musb->controller, "RESUME (%s)\n", otg_state_string(musb->xceiv->state));
429
430 if (devctl & MUSB_DEVCTL_HM) {
431 void __iomem *mbase = musb->mregs;
432
433 switch (musb->xceiv->state) {
434 case OTG_STATE_A_SUSPEND:
435 /* remote wakeup? later, GetPortStatus
436 * will stop RESUME signaling
437 */
438
439 if (power & MUSB_POWER_SUSPENDM) {
440 /* spurious */
441 musb->int_usb &= ~MUSB_INTR_SUSPEND;
442 dev_dbg(musb->controller, "Spurious SUSPENDM\n");
443 break;
444 }
445
446 power &= ~MUSB_POWER_SUSPENDM;
447 musb_writeb(mbase, MUSB_POWER,
448 power | MUSB_POWER_RESUME);
449
450 musb->port1_status |=
451 (USB_PORT_STAT_C_SUSPEND << 16)
452 | MUSB_PORT_STAT_RESUME;
453 musb->rh_timer = jiffies
454 + msecs_to_jiffies(20);
455
456 musb->xceiv->state = OTG_STATE_A_HOST;
457 musb->is_active = 1;
458 usb_hcd_resume_root_hub(musb_to_hcd(musb));
459 break;
460 case OTG_STATE_B_WAIT_ACON:
461 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
462 musb->is_active = 1;
463 MUSB_DEV_MODE(musb);
464 break;
465 default:
466 WARNING("bogus %s RESUME (%s)\n",
467 "host",
468 otg_state_string(musb->xceiv->state));
469 }
470 } else {
471 switch (musb->xceiv->state) {
472 case OTG_STATE_A_SUSPEND:
473 /* possibly DISCONNECT is upcoming */
474 musb->xceiv->state = OTG_STATE_A_HOST;
475 usb_hcd_resume_root_hub(musb_to_hcd(musb));
476 break;
477 case OTG_STATE_B_WAIT_ACON:
478 case OTG_STATE_B_PERIPHERAL:
479 /* disconnect while suspended? we may
480 * not get a disconnect irq...
481 */
482 if ((devctl & MUSB_DEVCTL_VBUS)
483 != (3 << MUSB_DEVCTL_VBUS_SHIFT)
484 ) {
485 musb->int_usb |= MUSB_INTR_DISCONNECT;
486 musb->int_usb &= ~MUSB_INTR_SUSPEND;
487 break;
488 }
489 musb_g_resume(musb);
490 break;
491 case OTG_STATE_B_IDLE:
492 musb->int_usb &= ~MUSB_INTR_SUSPEND;
493 break;
494 default:
495 WARNING("bogus %s RESUME (%s)\n",
496 "peripheral",
497 otg_state_string(musb->xceiv->state));
498 }
499 }
500 }
501
502 /* see manual for the order of the tests */
503 if (int_usb & MUSB_INTR_SESSREQ) {
504 void __iomem *mbase = musb->mregs;
505
506 if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS
507 && (devctl & MUSB_DEVCTL_BDEVICE)) {
508 dev_dbg(musb->controller, "SessReq while on B state\n");
509 return IRQ_HANDLED;
510 }
511
512 dev_dbg(musb->controller, "SESSION_REQUEST (%s)\n",
513 otg_state_string(musb->xceiv->state));
514
515 /* IRQ arrives from ID pin sense or (later, if VBUS power
516 * is removed) SRP. responses are time critical:
517 * - turn on VBUS (with silicon-specific mechanism)
518 * - go through A_WAIT_VRISE
519 * - ... to A_WAIT_BCON.
520 * a_wait_vrise_tmout triggers VBUS_ERROR transitions
521 */
522 musb_writeb(mbase, MUSB_DEVCTL, MUSB_DEVCTL_SESSION);
523 musb->ep0_stage = MUSB_EP0_START;
524 musb->xceiv->state = OTG_STATE_A_IDLE;
525 MUSB_HST_MODE(musb);
526 musb_platform_set_vbus(musb, 1);
527
528 handled = IRQ_HANDLED;
529 }
530
531 if (int_usb & MUSB_INTR_VBUSERROR) {
532 int ignore = 0;
533
534 /* During connection as an A-Device, we may see a short
535 * current spikes causing voltage drop, because of cable
536 * and peripheral capacitance combined with vbus draw.
537 * (So: less common with truly self-powered devices, where
538 * vbus doesn't act like a power supply.)
539 *
540 * Such spikes are short; usually less than ~500 usec, max
541 * of ~2 msec. That is, they're not sustained overcurrent
542 * errors, though they're reported using VBUSERROR irqs.
543 *
544 * Workarounds: (a) hardware: use self powered devices.
545 * (b) software: ignore non-repeated VBUS errors.
546 *
547 * REVISIT: do delays from lots of DEBUG_KERNEL checks
548 * make trouble here, keeping VBUS < 4.4V ?
549 */
550 switch (musb->xceiv->state) {
551 case OTG_STATE_A_HOST:
552 /* recovery is dicey once we've gotten past the
553 * initial stages of enumeration, but if VBUS
554 * stayed ok at the other end of the link, and
555 * another reset is due (at least for high speed,
556 * to redo the chirp etc), it might work OK...
557 */
558 case OTG_STATE_A_WAIT_BCON:
559 case OTG_STATE_A_WAIT_VRISE:
560 if (musb->vbuserr_retry) {
561 void __iomem *mbase = musb->mregs;
562
563 musb->vbuserr_retry--;
564 ignore = 1;
565 devctl |= MUSB_DEVCTL_SESSION;
566 musb_writeb(mbase, MUSB_DEVCTL, devctl);
567 } else {
568 musb->port1_status |=
569 USB_PORT_STAT_OVERCURRENT
570 | (USB_PORT_STAT_C_OVERCURRENT << 16);
571 }
572 break;
573 default:
574 break;
575 }
576
577 dev_dbg(musb->controller, "VBUS_ERROR in %s (%02x, %s), retry #%d, port1 %08x\n",
578 otg_state_string(musb->xceiv->state),
579 devctl,
580 ({ char *s;
581 switch (devctl & MUSB_DEVCTL_VBUS) {
582 case 0 << MUSB_DEVCTL_VBUS_SHIFT:
583 s = "<SessEnd"; break;
584 case 1 << MUSB_DEVCTL_VBUS_SHIFT:
585 s = "<AValid"; break;
586 case 2 << MUSB_DEVCTL_VBUS_SHIFT:
587 s = "<VBusValid"; break;
588 /* case 3 << MUSB_DEVCTL_VBUS_SHIFT: */
589 default:
590 s = "VALID"; break;
591 }; s; }),
592 VBUSERR_RETRY_COUNT - musb->vbuserr_retry,
593 musb->port1_status);
594
595 /* go through A_WAIT_VFALL then start a new session */
596 if (!ignore)
597 musb_platform_set_vbus(musb, 0);
598 handled = IRQ_HANDLED;
599 }
600
601 if (int_usb & MUSB_INTR_SUSPEND) {
602 dev_dbg(musb->controller, "SUSPEND (%s) devctl %02x power %02x\n",
603 otg_state_string(musb->xceiv->state), devctl, power);
604 handled = IRQ_HANDLED;
605
606 switch (musb->xceiv->state) {
607 case OTG_STATE_A_PERIPHERAL:
608 /* We also come here if the cable is removed, since
609 * this silicon doesn't report ID-no-longer-grounded.
610 *
611 * We depend on T(a_wait_bcon) to shut us down, and
612 * hope users don't do anything dicey during this
613 * undesired detour through A_WAIT_BCON.
614 */
615 musb_hnp_stop(musb);
616 usb_hcd_resume_root_hub(musb_to_hcd(musb));
617 musb_root_disconnect(musb);
618 musb_platform_try_idle(musb, jiffies
619 + msecs_to_jiffies(musb->a_wait_bcon
620 ? : OTG_TIME_A_WAIT_BCON));
621
622 break;
623 case OTG_STATE_B_IDLE:
624 if (!musb->is_active)
625 break;
626 case OTG_STATE_B_PERIPHERAL:
627 musb_g_suspend(musb);
628 musb->is_active = is_otg_enabled(musb)
629 && musb->xceiv->gadget->b_hnp_enable;
630 if (musb->is_active) {
631 musb->xceiv->state = OTG_STATE_B_WAIT_ACON;
632 dev_dbg(musb->controller, "HNP: Setting timer for b_ase0_brst\n");
633 mod_timer(&musb->otg_timer, jiffies
634 + msecs_to_jiffies(
635 OTG_TIME_B_ASE0_BRST));
636 }
637 break;
638 case OTG_STATE_A_WAIT_BCON:
639 if (musb->a_wait_bcon != 0)
640 musb_platform_try_idle(musb, jiffies
641 + msecs_to_jiffies(musb->a_wait_bcon));
642 break;
643 case OTG_STATE_A_HOST:
644 musb->xceiv->state = OTG_STATE_A_SUSPEND;
645 musb->is_active = is_otg_enabled(musb)
646 && musb->xceiv->host->b_hnp_enable;
647 break;
648 case OTG_STATE_B_HOST:
649 /* Transition to B_PERIPHERAL, see 6.8.2.6 p 44 */
650 dev_dbg(musb->controller, "REVISIT: SUSPEND as B_HOST\n");
651 break;
652 default:
653 /* "should not happen" */
654 musb->is_active = 0;
655 break;
656 }
657 }
658
659 if (int_usb & MUSB_INTR_CONNECT) {
660 struct usb_hcd *hcd = musb_to_hcd(musb);
661
662 handled = IRQ_HANDLED;
663 musb->is_active = 1;
664
665 musb->ep0_stage = MUSB_EP0_START;
666
667 /* flush endpoints when transitioning from Device Mode */
668 if (is_peripheral_active(musb)) {
669 /* REVISIT HNP; just force disconnect */
670 }
671 musb_writew(musb->mregs, MUSB_INTRTXE, musb->epmask);
672 musb_writew(musb->mregs, MUSB_INTRRXE, musb->epmask & 0xfffe);
673 musb_writeb(musb->mregs, MUSB_INTRUSBE, 0xf7);
674 musb->port1_status &= ~(USB_PORT_STAT_LOW_SPEED
675 |USB_PORT_STAT_HIGH_SPEED
676 |USB_PORT_STAT_ENABLE
677 );
678 musb->port1_status |= USB_PORT_STAT_CONNECTION
679 |(USB_PORT_STAT_C_CONNECTION << 16);
680
681 /* high vs full speed is just a guess until after reset */
682 if (devctl & MUSB_DEVCTL_LSDEV)
683 musb->port1_status |= USB_PORT_STAT_LOW_SPEED;
684
685 /* indicate new connection to OTG machine */
686 switch (musb->xceiv->state) {
687 case OTG_STATE_B_PERIPHERAL:
688 if (int_usb & MUSB_INTR_SUSPEND) {
689 dev_dbg(musb->controller, "HNP: SUSPEND+CONNECT, now b_host\n");
690 int_usb &= ~MUSB_INTR_SUSPEND;
691 goto b_host;
692 } else
693 dev_dbg(musb->controller, "CONNECT as b_peripheral???\n");
694 break;
695 case OTG_STATE_B_WAIT_ACON:
696 dev_dbg(musb->controller, "HNP: CONNECT, now b_host\n");
697 b_host:
698 musb->xceiv->state = OTG_STATE_B_HOST;
699 hcd->self.is_b_host = 1;
700 musb->ignore_disconnect = 0;
701 del_timer(&musb->otg_timer);
702 break;
703 default:
704 if ((devctl & MUSB_DEVCTL_VBUS)
705 == (3 << MUSB_DEVCTL_VBUS_SHIFT)) {
706 musb->xceiv->state = OTG_STATE_A_HOST;
707 hcd->self.is_b_host = 0;
708 }
709 break;
710 }
711
712 /* poke the root hub */
713 MUSB_HST_MODE(musb);
714 if (hcd->status_urb)
715 usb_hcd_poll_rh_status(hcd);
716 else
717 usb_hcd_resume_root_hub(hcd);
718
719 dev_dbg(musb->controller, "CONNECT (%s) devctl %02x\n",
720 otg_state_string(musb->xceiv->state), devctl);
721 }
722
723 if ((int_usb & MUSB_INTR_DISCONNECT) && !musb->ignore_disconnect) {
724 dev_dbg(musb->controller, "DISCONNECT (%s) as %s, devctl %02x\n",
725 otg_state_string(musb->xceiv->state),
726 MUSB_MODE(musb), devctl);
727 handled = IRQ_HANDLED;
728
729 switch (musb->xceiv->state) {
730 case OTG_STATE_A_HOST:
731 case OTG_STATE_A_SUSPEND:
732 usb_hcd_resume_root_hub(musb_to_hcd(musb));
733 musb_root_disconnect(musb);
734 if (musb->a_wait_bcon != 0 && is_otg_enabled(musb))
735 musb_platform_try_idle(musb, jiffies
736 + msecs_to_jiffies(musb->a_wait_bcon));
737 break;
738 case OTG_STATE_B_HOST:
739 /* REVISIT this behaves for "real disconnect"
740 * cases; make sure the other transitions from
741 * from B_HOST act right too. The B_HOST code
742 * in hnp_stop() is currently not used...
743 */
744 musb_root_disconnect(musb);
745 musb_to_hcd(musb)->self.is_b_host = 0;
746 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
747 MUSB_DEV_MODE(musb);
748 musb_g_disconnect(musb);
749 break;
750 case OTG_STATE_A_PERIPHERAL:
751 musb_hnp_stop(musb);
752 musb_root_disconnect(musb);
753 /* FALLTHROUGH */
754 case OTG_STATE_B_WAIT_ACON:
755 /* FALLTHROUGH */
756 case OTG_STATE_B_PERIPHERAL:
757 case OTG_STATE_B_IDLE:
758 musb_g_disconnect(musb);
759 break;
760 default:
761 WARNING("unhandled DISCONNECT transition (%s)\n",
762 otg_state_string(musb->xceiv->state));
763 break;
764 }
765 }
766
767 /* mentor saves a bit: bus reset and babble share the same irq.
768 * only host sees babble; only peripheral sees bus reset.
769 */
770 if (int_usb & MUSB_INTR_RESET) {
771 handled = IRQ_HANDLED;
772 if (is_host_capable() && (devctl & MUSB_DEVCTL_HM) != 0) {
773 /*
774 * Looks like non-HS BABBLE can be ignored, but
775 * HS BABBLE is an error condition. For HS the solution
776 * is to avoid babble in the first place and fix what
777 * caused BABBLE. When HS BABBLE happens we can only
778 * stop the session.
779 */
780 if (devctl & (MUSB_DEVCTL_FSDEV | MUSB_DEVCTL_LSDEV))
781 dev_dbg(musb->controller, "BABBLE devctl: %02x\n", devctl);
782 else {
783 ERR("Stopping host session -- babble\n");
784 musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
785 }
786 } else if (is_peripheral_capable()) {
787 dev_dbg(musb->controller, "BUS RESET as %s\n",
788 otg_state_string(musb->xceiv->state));
789 switch (musb->xceiv->state) {
790 case OTG_STATE_A_SUSPEND:
791 /* We need to ignore disconnect on suspend
792 * otherwise tusb 2.0 won't reconnect after a
793 * power cycle, which breaks otg compliance.
794 */
795 musb->ignore_disconnect = 1;
796 musb_g_reset(musb);
797 /* FALLTHROUGH */
798 case OTG_STATE_A_WAIT_BCON: /* OPT TD.4.7-900ms */
799 /* never use invalid T(a_wait_bcon) */
800 dev_dbg(musb->controller, "HNP: in %s, %d msec timeout\n",
801 otg_state_string(musb->xceiv->state),
802 TA_WAIT_BCON(musb));
803 mod_timer(&musb->otg_timer, jiffies
804 + msecs_to_jiffies(TA_WAIT_BCON(musb)));
805 break;
806 case OTG_STATE_A_PERIPHERAL:
807 musb->ignore_disconnect = 0;
808 del_timer(&musb->otg_timer);
809 musb_g_reset(musb);
810 break;
811 case OTG_STATE_B_WAIT_ACON:
812 dev_dbg(musb->controller, "HNP: RESET (%s), to b_peripheral\n",
813 otg_state_string(musb->xceiv->state));
814 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
815 musb_g_reset(musb);
816 break;
817 case OTG_STATE_B_IDLE:
818 musb->xceiv->state = OTG_STATE_B_PERIPHERAL;
819 /* FALLTHROUGH */
820 case OTG_STATE_B_PERIPHERAL:
821 musb_g_reset(musb);
822 break;
823 default:
824 dev_dbg(musb->controller, "Unhandled BUS RESET as %s\n",
825 otg_state_string(musb->xceiv->state));
826 }
827 }
828 }
829
830 #if 0
831 /* REVISIT ... this would be for multiplexing periodic endpoints, or
832 * supporting transfer phasing to prevent exceeding ISO bandwidth
833 * limits of a given frame or microframe.
834 *
835 * It's not needed for peripheral side, which dedicates endpoints;
836 * though it _might_ use SOF irqs for other purposes.
837 *
838 * And it's not currently needed for host side, which also dedicates
839 * endpoints, relies on TX/RX interval registers, and isn't claimed
840 * to support ISO transfers yet.
841 */
842 if (int_usb & MUSB_INTR_SOF) {
843 void __iomem *mbase = musb->mregs;
844 struct musb_hw_ep *ep;
845 u8 epnum;
846 u16 frame;
847
848 dev_dbg(musb->controller, "START_OF_FRAME\n");
849 handled = IRQ_HANDLED;
850
851 /* start any periodic Tx transfers waiting for current frame */
852 frame = musb_readw(mbase, MUSB_FRAME);
853 ep = musb->endpoints;
854 for (epnum = 1; (epnum < musb->nr_endpoints)
855 && (musb->epmask >= (1 << epnum));
856 epnum++, ep++) {
857 /*
858 * FIXME handle framecounter wraps (12 bits)
859 * eliminate duplicated StartUrb logic
860 */
861 if (ep->dwWaitFrame >= frame) {
862 ep->dwWaitFrame = 0;
863 pr_debug("SOF --> periodic TX%s on %d\n",
864 ep->tx_channel ? " DMA" : "",
865 epnum);
866 if (!ep->tx_channel)
867 musb_h_tx_start(musb, epnum);
868 else
869 cppi_hostdma_start(musb, epnum);
870 }
871 } /* end of for loop */
872 }
873 #endif
874
875 schedule_work(&musb->irq_work);
876
877 return handled;
878 }
879
880 /*-------------------------------------------------------------------------*/
881
882 /*
883 * Program the HDRC to start (enable interrupts, dma, etc.).
884 */
885 void musb_start(struct musb *musb)
886 {
887 void __iomem *regs = musb->mregs;
888 u8 devctl = musb_readb(regs, MUSB_DEVCTL);
889
890 dev_dbg(musb->controller, "<== devctl %02x\n", devctl);
891
892 /* Set INT enable registers, enable interrupts */
893 musb_writew(regs, MUSB_INTRTXE, musb->epmask);
894 musb_writew(regs, MUSB_INTRRXE, musb->epmask & 0xfffe);
895 musb_writeb(regs, MUSB_INTRUSBE, 0xf7);
896
897 musb_writeb(regs, MUSB_TESTMODE, 0);
898
899 /* put into basic highspeed mode and start session */
900 musb_writeb(regs, MUSB_POWER, MUSB_POWER_ISOUPDATE
901 | MUSB_POWER_HSENAB
902 /* ENSUSPEND wedges tusb */
903 /* | MUSB_POWER_ENSUSPEND */
904 );
905
906 musb->is_active = 0;
907 devctl = musb_readb(regs, MUSB_DEVCTL);
908 devctl &= ~MUSB_DEVCTL_SESSION;
909
910 if (is_otg_enabled(musb)) {
911 /* session started after:
912 * (a) ID-grounded irq, host mode;
913 * (b) vbus present/connect IRQ, peripheral mode;
914 * (c) peripheral initiates, using SRP
915 */
916 if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS)
917 musb->is_active = 1;
918 else
919 devctl |= MUSB_DEVCTL_SESSION;
920
921 } else if (is_host_enabled(musb)) {
922 /* assume ID pin is hard-wired to ground */
923 devctl |= MUSB_DEVCTL_SESSION;
924
925 } else /* peripheral is enabled */ {
926 if ((devctl & MUSB_DEVCTL_VBUS) == MUSB_DEVCTL_VBUS)
927 musb->is_active = 1;
928 }
929 musb_platform_enable(musb);
930 musb_writeb(regs, MUSB_DEVCTL, devctl);
931 }
932
933
934 static void musb_generic_disable(struct musb *musb)
935 {
936 void __iomem *mbase = musb->mregs;
937 u16 temp;
938
939 /* disable interrupts */
940 musb_writeb(mbase, MUSB_INTRUSBE, 0);
941 musb_writew(mbase, MUSB_INTRTXE, 0);
942 musb_writew(mbase, MUSB_INTRRXE, 0);
943
944 /* off */
945 musb_writeb(mbase, MUSB_DEVCTL, 0);
946
947 /* flush pending interrupts */
948 temp = musb_readb(mbase, MUSB_INTRUSB);
949 temp = musb_readw(mbase, MUSB_INTRTX);
950 temp = musb_readw(mbase, MUSB_INTRRX);
951
952 }
953
954 /*
955 * Make the HDRC stop (disable interrupts, etc.);
956 * reversible by musb_start
957 * called on gadget driver unregister
958 * with controller locked, irqs blocked
959 * acts as a NOP unless some role activated the hardware
960 */
961 void musb_stop(struct musb *musb)
962 {
963 /* stop IRQs, timers, ... */
964 musb_platform_disable(musb);
965 musb_generic_disable(musb);
966 dev_dbg(musb->controller, "HDRC disabled\n");
967
968 /* FIXME
969 * - mark host and/or peripheral drivers unusable/inactive
970 * - disable DMA (and enable it in HdrcStart)
971 * - make sure we can musb_start() after musb_stop(); with
972 * OTG mode, gadget driver module rmmod/modprobe cycles that
973 * - ...
974 */
975 musb_platform_try_idle(musb, 0);
976 }
977
978 static void musb_shutdown(struct platform_device *pdev)
979 {
980 struct musb *musb = dev_to_musb(&pdev->dev);
981 unsigned long flags;
982
983 pm_runtime_get_sync(musb->controller);
984 spin_lock_irqsave(&musb->lock, flags);
985 musb_platform_disable(musb);
986 musb_generic_disable(musb);
987 spin_unlock_irqrestore(&musb->lock, flags);
988
989 if (!is_otg_enabled(musb) && is_host_enabled(musb))
990 usb_remove_hcd(musb_to_hcd(musb));
991 musb_writeb(musb->mregs, MUSB_DEVCTL, 0);
992 musb_platform_exit(musb);
993
994 pm_runtime_put(musb->controller);
995 /* FIXME power down */
996 }
997
998
999 /*-------------------------------------------------------------------------*/
1000
1001 /*
1002 * The silicon either has hard-wired endpoint configurations, or else
1003 * "dynamic fifo" sizing. The driver has support for both, though at this
1004 * writing only the dynamic sizing is very well tested. Since we switched
1005 * away from compile-time hardware parameters, we can no longer rely on
1006 * dead code elimination to leave only the relevant one in the object file.
1007 *
1008 * We don't currently use dynamic fifo setup capability to do anything
1009 * more than selecting one of a bunch of predefined configurations.
1010 */
1011 #if defined(CONFIG_USB_MUSB_TUSB6010) \
1012 || defined(CONFIG_USB_MUSB_TUSB6010_MODULE) \
1013 || defined(CONFIG_USB_MUSB_OMAP2PLUS) \
1014 || defined(CONFIG_USB_MUSB_OMAP2PLUS_MODULE) \
1015 || defined(CONFIG_USB_MUSB_AM35X) \
1016 || defined(CONFIG_USB_MUSB_AM35X_MODULE)
1017 static ushort __initdata fifo_mode = 4;
1018 #elif defined(CONFIG_USB_MUSB_UX500) \
1019 || defined(CONFIG_USB_MUSB_UX500_MODULE)
1020 static ushort __initdata fifo_mode = 5;
1021 #else
1022 static ushort __initdata fifo_mode = 2;
1023 #endif
1024
1025 /* "modprobe ... fifo_mode=1" etc */
1026 module_param(fifo_mode, ushort, 0);
1027 MODULE_PARM_DESC(fifo_mode, "initial endpoint configuration");
1028
1029 /*
1030 * tables defining fifo_mode values. define more if you like.
1031 * for host side, make sure both halves of ep1 are set up.
1032 */
1033
1034 /* mode 0 - fits in 2KB */
1035 static struct musb_fifo_cfg __initdata mode_0_cfg[] = {
1036 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, },
1037 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, },
1038 { .hw_ep_num = 2, .style = FIFO_RXTX, .maxpacket = 512, },
1039 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1040 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1041 };
1042
1043 /* mode 1 - fits in 4KB */
1044 static struct musb_fifo_cfg __initdata mode_1_cfg[] = {
1045 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1046 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1047 { .hw_ep_num = 2, .style = FIFO_RXTX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1048 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1049 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1050 };
1051
1052 /* mode 2 - fits in 4KB */
1053 static struct musb_fifo_cfg __initdata mode_2_cfg[] = {
1054 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, },
1055 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, },
1056 { .hw_ep_num = 2, .style = FIFO_TX, .maxpacket = 512, },
1057 { .hw_ep_num = 2, .style = FIFO_RX, .maxpacket = 512, },
1058 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1059 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1060 };
1061
1062 /* mode 3 - fits in 4KB */
1063 static struct musb_fifo_cfg __initdata mode_3_cfg[] = {
1064 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1065 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, .mode = BUF_DOUBLE, },
1066 { .hw_ep_num = 2, .style = FIFO_TX, .maxpacket = 512, },
1067 { .hw_ep_num = 2, .style = FIFO_RX, .maxpacket = 512, },
1068 { .hw_ep_num = 3, .style = FIFO_RXTX, .maxpacket = 256, },
1069 { .hw_ep_num = 4, .style = FIFO_RXTX, .maxpacket = 256, },
1070 };
1071
1072 /* mode 4 - fits in 16KB */
1073 static struct musb_fifo_cfg __initdata mode_4_cfg[] = {
1074 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, },
1075 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, },
1076 { .hw_ep_num = 2, .style = FIFO_TX, .maxpacket = 512, },
1077 { .hw_ep_num = 2, .style = FIFO_RX, .maxpacket = 512, },
1078 { .hw_ep_num = 3, .style = FIFO_TX, .maxpacket = 512, },
1079 { .hw_ep_num = 3, .style = FIFO_RX, .maxpacket = 512, },
1080 { .hw_ep_num = 4, .style = FIFO_TX, .maxpacket = 512, },
1081 { .hw_ep_num = 4, .style = FIFO_RX, .maxpacket = 512, },
1082 { .hw_ep_num = 5, .style = FIFO_TX, .maxpacket = 512, },
1083 { .hw_ep_num = 5, .style = FIFO_RX, .maxpacket = 512, },
1084 { .hw_ep_num = 6, .style = FIFO_TX, .maxpacket = 512, },
1085 { .hw_ep_num = 6, .style = FIFO_RX, .maxpacket = 512, },
1086 { .hw_ep_num = 7, .style = FIFO_TX, .maxpacket = 512, },
1087 { .hw_ep_num = 7, .style = FIFO_RX, .maxpacket = 512, },
1088 { .hw_ep_num = 8, .style = FIFO_TX, .maxpacket = 512, },
1089 { .hw_ep_num = 8, .style = FIFO_RX, .maxpacket = 512, },
1090 { .hw_ep_num = 9, .style = FIFO_TX, .maxpacket = 512, },
1091 { .hw_ep_num = 9, .style = FIFO_RX, .maxpacket = 512, },
1092 { .hw_ep_num = 10, .style = FIFO_TX, .maxpacket = 256, },
1093 { .hw_ep_num = 10, .style = FIFO_RX, .maxpacket = 64, },
1094 { .hw_ep_num = 11, .style = FIFO_TX, .maxpacket = 256, },
1095 { .hw_ep_num = 11, .style = FIFO_RX, .maxpacket = 64, },
1096 { .hw_ep_num = 12, .style = FIFO_TX, .maxpacket = 256, },
1097 { .hw_ep_num = 12, .style = FIFO_RX, .maxpacket = 64, },
1098 { .hw_ep_num = 13, .style = FIFO_RXTX, .maxpacket = 4096, },
1099 { .hw_ep_num = 14, .style = FIFO_RXTX, .maxpacket = 1024, },
1100 { .hw_ep_num = 15, .style = FIFO_RXTX, .maxpacket = 1024, },
1101 };
1102
1103 /* mode 5 - fits in 8KB */
1104 static struct musb_fifo_cfg __initdata mode_5_cfg[] = {
1105 { .hw_ep_num = 1, .style = FIFO_TX, .maxpacket = 512, },
1106 { .hw_ep_num = 1, .style = FIFO_RX, .maxpacket = 512, },
1107 { .hw_ep_num = 2, .style = FIFO_TX, .maxpacket = 512, },
1108 { .hw_ep_num = 2, .style = FIFO_RX, .maxpacket = 512, },
1109 { .hw_ep_num = 3, .style = FIFO_TX, .maxpacket = 512, },
1110 { .hw_ep_num = 3, .style = FIFO_RX, .maxpacket = 512, },
1111 { .hw_ep_num = 4, .style = FIFO_TX, .maxpacket = 512, },
1112 { .hw_ep_num = 4, .style = FIFO_RX, .maxpacket = 512, },
1113 { .hw_ep_num = 5, .style = FIFO_TX, .maxpacket = 512, },
1114 { .hw_ep_num = 5, .style = FIFO_RX, .maxpacket = 512, },
1115 { .hw_ep_num = 6, .style = FIFO_TX, .maxpacket = 32, },
1116 { .hw_ep_num = 6, .style = FIFO_RX, .maxpacket = 32, },
1117 { .hw_ep_num = 7, .style = FIFO_TX, .maxpacket = 32, },
1118 { .hw_ep_num = 7, .style = FIFO_RX, .maxpacket = 32, },
1119 { .hw_ep_num = 8, .style = FIFO_TX, .maxpacket = 32, },
1120 { .hw_ep_num = 8, .style = FIFO_RX, .maxpacket = 32, },
1121 { .hw_ep_num = 9, .style = FIFO_TX, .maxpacket = 32, },
1122 { .hw_ep_num = 9, .style = FIFO_RX, .maxpacket = 32, },
1123 { .hw_ep_num = 10, .style = FIFO_TX, .maxpacket = 32, },
1124 { .hw_ep_num = 10, .style = FIFO_RX, .maxpacket = 32, },
1125 { .hw_ep_num = 11, .style = FIFO_TX, .maxpacket = 32, },
1126 { .hw_ep_num = 11, .style = FIFO_RX, .maxpacket = 32, },
1127 { .hw_ep_num = 12, .style = FIFO_TX, .maxpacket = 32, },
1128 { .hw_ep_num = 12, .style = FIFO_RX, .maxpacket = 32, },
1129 { .hw_ep_num = 13, .style = FIFO_RXTX, .maxpacket = 512, },
1130 { .hw_ep_num = 14, .style = FIFO_RXTX, .maxpacket = 1024, },
1131 { .hw_ep_num = 15, .style = FIFO_RXTX, .maxpacket = 1024, },
1132 };
1133
1134 /*
1135 * configure a fifo; for non-shared endpoints, this may be called
1136 * once for a tx fifo and once for an rx fifo.
1137 *
1138 * returns negative errno or offset for next fifo.
1139 */
1140 static int __init
1141 fifo_setup(struct musb *musb, struct musb_hw_ep *hw_ep,
1142 const struct musb_fifo_cfg *cfg, u16 offset)
1143 {
1144 void __iomem *mbase = musb->mregs;
1145 int size = 0;
1146 u16 maxpacket = cfg->maxpacket;
1147 u16 c_off = offset >> 3;
1148 u8 c_size;
1149
1150 /* expect hw_ep has already been zero-initialized */
1151
1152 size = ffs(max(maxpacket, (u16) 8)) - 1;
1153 maxpacket = 1 << size;
1154
1155 c_size = size - 3;
1156 if (cfg->mode == BUF_DOUBLE) {
1157 if ((offset + (maxpacket << 1)) >
1158 (1 << (musb->config->ram_bits + 2)))
1159 return -EMSGSIZE;
1160 c_size |= MUSB_FIFOSZ_DPB;
1161 } else {
1162 if ((offset + maxpacket) > (1 << (musb->config->ram_bits + 2)))
1163 return -EMSGSIZE;
1164 }
1165
1166 /* configure the FIFO */
1167 musb_writeb(mbase, MUSB_INDEX, hw_ep->epnum);
1168
1169 /* EP0 reserved endpoint for control, bidirectional;
1170 * EP1 reserved for bulk, two unidirection halves.
1171 */
1172 if (hw_ep->epnum == 1)
1173 musb->bulk_ep = hw_ep;
1174 /* REVISIT error check: be sure ep0 can both rx and tx ... */
1175 switch (cfg->style) {
1176 case FIFO_TX:
1177 musb_write_txfifosz(mbase, c_size);
1178 musb_write_txfifoadd(mbase, c_off);
1179 hw_ep->tx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1180 hw_ep->max_packet_sz_tx = maxpacket;
1181 break;
1182 case FIFO_RX:
1183 musb_write_rxfifosz(mbase, c_size);
1184 musb_write_rxfifoadd(mbase, c_off);
1185 hw_ep->rx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1186 hw_ep->max_packet_sz_rx = maxpacket;
1187 break;
1188 case FIFO_RXTX:
1189 musb_write_txfifosz(mbase, c_size);
1190 musb_write_txfifoadd(mbase, c_off);
1191 hw_ep->rx_double_buffered = !!(c_size & MUSB_FIFOSZ_DPB);
1192 hw_ep->max_packet_sz_rx = maxpacket;
1193
1194 musb_write_rxfifosz(mbase, c_size);
1195 musb_write_rxfifoadd(mbase, c_off);
1196 hw_ep->tx_double_buffered = hw_ep->rx_double_buffered;
1197 hw_ep->max_packet_sz_tx = maxpacket;
1198
1199 hw_ep->is_shared_fifo = true;
1200 break;
1201 }
1202
1203 /* NOTE rx and tx endpoint irqs aren't managed separately,
1204 * which happens to be ok
1205 */
1206 musb->epmask |= (1 << hw_ep->epnum);
1207
1208 return offset + (maxpacket << ((c_size & MUSB_FIFOSZ_DPB) ? 1 : 0));
1209 }
1210
1211 static struct musb_fifo_cfg __initdata ep0_cfg = {
1212 .style = FIFO_RXTX, .maxpacket = 64,
1213 };
1214
1215 static int __init ep_config_from_table(struct musb *musb)
1216 {
1217 const struct musb_fifo_cfg *cfg;
1218 unsigned i, n;
1219 int offset;
1220 struct musb_hw_ep *hw_ep = musb->endpoints;
1221
1222 if (musb->config->fifo_cfg) {
1223 cfg = musb->config->fifo_cfg;
1224 n = musb->config->fifo_cfg_size;
1225 goto done;
1226 }
1227
1228 switch (fifo_mode) {
1229 default:
1230 fifo_mode = 0;
1231 /* FALLTHROUGH */
1232 case 0:
1233 cfg = mode_0_cfg;
1234 n = ARRAY_SIZE(mode_0_cfg);
1235 break;
1236 case 1:
1237 cfg = mode_1_cfg;
1238 n = ARRAY_SIZE(mode_1_cfg);
1239 break;
1240 case 2:
1241 cfg = mode_2_cfg;
1242 n = ARRAY_SIZE(mode_2_cfg);
1243 break;
1244 case 3:
1245 cfg = mode_3_cfg;
1246 n = ARRAY_SIZE(mode_3_cfg);
1247 break;
1248 case 4:
1249 cfg = mode_4_cfg;
1250 n = ARRAY_SIZE(mode_4_cfg);
1251 break;
1252 case 5:
1253 cfg = mode_5_cfg;
1254 n = ARRAY_SIZE(mode_5_cfg);
1255 break;
1256 }
1257
1258 printk(KERN_DEBUG "%s: setup fifo_mode %d\n",
1259 musb_driver_name, fifo_mode);
1260
1261
1262 done:
1263 offset = fifo_setup(musb, hw_ep, &ep0_cfg, 0);
1264 /* assert(offset > 0) */
1265
1266 /* NOTE: for RTL versions >= 1.400 EPINFO and RAMINFO would
1267 * be better than static musb->config->num_eps and DYN_FIFO_SIZE...
1268 */
1269
1270 for (i = 0; i < n; i++) {
1271 u8 epn = cfg->hw_ep_num;
1272
1273 if (epn >= musb->config->num_eps) {
1274 pr_debug("%s: invalid ep %d\n",
1275 musb_driver_name, epn);
1276 return -EINVAL;
1277 }
1278 offset = fifo_setup(musb, hw_ep + epn, cfg++, offset);
1279 if (offset < 0) {
1280 pr_debug("%s: mem overrun, ep %d\n",
1281 musb_driver_name, epn);
1282 return -EINVAL;
1283 }
1284 epn++;
1285 musb->nr_endpoints = max(epn, musb->nr_endpoints);
1286 }
1287
1288 printk(KERN_DEBUG "%s: %d/%d max ep, %d/%d memory\n",
1289 musb_driver_name,
1290 n + 1, musb->config->num_eps * 2 - 1,
1291 offset, (1 << (musb->config->ram_bits + 2)));
1292
1293 if (!musb->bulk_ep) {
1294 pr_debug("%s: missing bulk\n", musb_driver_name);
1295 return -EINVAL;
1296 }
1297
1298 return 0;
1299 }
1300
1301
1302 /*
1303 * ep_config_from_hw - when MUSB_C_DYNFIFO_DEF is false
1304 * @param musb the controller
1305 */
1306 static int __init ep_config_from_hw(struct musb *musb)
1307 {
1308 u8 epnum = 0;
1309 struct musb_hw_ep *hw_ep;
1310 void *mbase = musb->mregs;
1311 int ret = 0;
1312
1313 dev_dbg(musb->controller, "<== static silicon ep config\n");
1314
1315 /* FIXME pick up ep0 maxpacket size */
1316
1317 for (epnum = 1; epnum < musb->config->num_eps; epnum++) {
1318 musb_ep_select(mbase, epnum);
1319 hw_ep = musb->endpoints + epnum;
1320
1321 ret = musb_read_fifosize(musb, hw_ep, epnum);
1322 if (ret < 0)
1323 break;
1324
1325 /* FIXME set up hw_ep->{rx,tx}_double_buffered */
1326
1327 /* pick an RX/TX endpoint for bulk */
1328 if (hw_ep->max_packet_sz_tx < 512
1329 || hw_ep->max_packet_sz_rx < 512)
1330 continue;
1331
1332 /* REVISIT: this algorithm is lazy, we should at least
1333 * try to pick a double buffered endpoint.
1334 */
1335 if (musb->bulk_ep)
1336 continue;
1337 musb->bulk_ep = hw_ep;
1338 }
1339
1340 if (!musb->bulk_ep) {
1341 pr_debug("%s: missing bulk\n", musb_driver_name);
1342 return -EINVAL;
1343 }
1344
1345 return 0;
1346 }
1347
1348 enum { MUSB_CONTROLLER_MHDRC, MUSB_CONTROLLER_HDRC, };
1349
1350 /* Initialize MUSB (M)HDRC part of the USB hardware subsystem;
1351 * configure endpoints, or take their config from silicon
1352 */
1353 static int __init musb_core_init(u16 musb_type, struct musb *musb)
1354 {
1355 u8 reg;
1356 char *type;
1357 char aInfo[90], aRevision[32], aDate[12];
1358 void __iomem *mbase = musb->mregs;
1359 int status = 0;
1360 int i;
1361
1362 /* log core options (read using indexed model) */
1363 reg = musb_read_configdata(mbase);
1364
1365 strcpy(aInfo, (reg & MUSB_CONFIGDATA_UTMIDW) ? "UTMI-16" : "UTMI-8");
1366 if (reg & MUSB_CONFIGDATA_DYNFIFO) {
1367 strcat(aInfo, ", dyn FIFOs");
1368 musb->dyn_fifo = true;
1369 }
1370 if (reg & MUSB_CONFIGDATA_MPRXE) {
1371 strcat(aInfo, ", bulk combine");
1372 musb->bulk_combine = true;
1373 }
1374 if (reg & MUSB_CONFIGDATA_MPTXE) {
1375 strcat(aInfo, ", bulk split");
1376 musb->bulk_split = true;
1377 }
1378 if (reg & MUSB_CONFIGDATA_HBRXE) {
1379 strcat(aInfo, ", HB-ISO Rx");
1380 musb->hb_iso_rx = true;
1381 }
1382 if (reg & MUSB_CONFIGDATA_HBTXE) {
1383 strcat(aInfo, ", HB-ISO Tx");
1384 musb->hb_iso_tx = true;
1385 }
1386 if (reg & MUSB_CONFIGDATA_SOFTCONE)
1387 strcat(aInfo, ", SoftConn");
1388
1389 printk(KERN_DEBUG "%s: ConfigData=0x%02x (%s)\n",
1390 musb_driver_name, reg, aInfo);
1391
1392 aDate[0] = 0;
1393 if (MUSB_CONTROLLER_MHDRC == musb_type) {
1394 musb->is_multipoint = 1;
1395 type = "M";
1396 } else {
1397 musb->is_multipoint = 0;
1398 type = "";
1399 #ifndef CONFIG_USB_OTG_BLACKLIST_HUB
1400 printk(KERN_ERR
1401 "%s: kernel must blacklist external hubs\n",
1402 musb_driver_name);
1403 #endif
1404 }
1405
1406 /* log release info */
1407 musb->hwvers = musb_read_hwvers(mbase);
1408 snprintf(aRevision, 32, "%d.%d%s", MUSB_HWVERS_MAJOR(musb->hwvers),
1409 MUSB_HWVERS_MINOR(musb->hwvers),
1410 (musb->hwvers & MUSB_HWVERS_RC) ? "RC" : "");
1411 printk(KERN_DEBUG "%s: %sHDRC RTL version %s %s\n",
1412 musb_driver_name, type, aRevision, aDate);
1413
1414 /* configure ep0 */
1415 musb_configure_ep0(musb);
1416
1417 /* discover endpoint configuration */
1418 musb->nr_endpoints = 1;
1419 musb->epmask = 1;
1420
1421 if (musb->dyn_fifo)
1422 status = ep_config_from_table(musb);
1423 else
1424 status = ep_config_from_hw(musb);
1425
1426 if (status < 0)
1427 return status;
1428
1429 /* finish init, and print endpoint config */
1430 for (i = 0; i < musb->nr_endpoints; i++) {
1431 struct musb_hw_ep *hw_ep = musb->endpoints + i;
1432
1433 hw_ep->fifo = MUSB_FIFO_OFFSET(i) + mbase;
1434 #if defined(CONFIG_USB_MUSB_TUSB6010) || defined (CONFIG_USB_MUSB_TUSB6010_MODULE)
1435 hw_ep->fifo_async = musb->async + 0x400 + MUSB_FIFO_OFFSET(i);
1436 hw_ep->fifo_sync = musb->sync + 0x400 + MUSB_FIFO_OFFSET(i);
1437 hw_ep->fifo_sync_va =
1438 musb->sync_va + 0x400 + MUSB_FIFO_OFFSET(i);
1439
1440 if (i == 0)
1441 hw_ep->conf = mbase - 0x400 + TUSB_EP0_CONF;
1442 else
1443 hw_ep->conf = mbase + 0x400 + (((i - 1) & 0xf) << 2);
1444 #endif
1445
1446 hw_ep->regs = MUSB_EP_OFFSET(i, 0) + mbase;
1447 hw_ep->target_regs = musb_read_target_reg_base(i, mbase);
1448 hw_ep->rx_reinit = 1;
1449 hw_ep->tx_reinit = 1;
1450
1451 if (hw_ep->max_packet_sz_tx) {
1452 dev_dbg(musb->controller,
1453 "%s: hw_ep %d%s, %smax %d\n",
1454 musb_driver_name, i,
1455 hw_ep->is_shared_fifo ? "shared" : "tx",
1456 hw_ep->tx_double_buffered
1457 ? "doublebuffer, " : "",
1458 hw_ep->max_packet_sz_tx);
1459 }
1460 if (hw_ep->max_packet_sz_rx && !hw_ep->is_shared_fifo) {
1461 dev_dbg(musb->controller,
1462 "%s: hw_ep %d%s, %smax %d\n",
1463 musb_driver_name, i,
1464 "rx",
1465 hw_ep->rx_double_buffered
1466 ? "doublebuffer, " : "",
1467 hw_ep->max_packet_sz_rx);
1468 }
1469 if (!(hw_ep->max_packet_sz_tx || hw_ep->max_packet_sz_rx))
1470 dev_dbg(musb->controller, "hw_ep %d not configured\n", i);
1471 }
1472
1473 return 0;
1474 }
1475
1476 /*-------------------------------------------------------------------------*/
1477
1478 #if defined(CONFIG_SOC_OMAP2430) || defined(CONFIG_SOC_OMAP3430) || \
1479 defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_ARCH_U8500)
1480
1481 static irqreturn_t generic_interrupt(int irq, void *__hci)
1482 {
1483 unsigned long flags;
1484 irqreturn_t retval = IRQ_NONE;
1485 struct musb *musb = __hci;
1486
1487 spin_lock_irqsave(&musb->lock, flags);
1488
1489 musb->int_usb = musb_readb(musb->mregs, MUSB_INTRUSB);
1490 musb->int_tx = musb_readw(musb->mregs, MUSB_INTRTX);
1491 musb->int_rx = musb_readw(musb->mregs, MUSB_INTRRX);
1492
1493 if (musb->int_usb || musb->int_tx || musb->int_rx)
1494 retval = musb_interrupt(musb);
1495
1496 spin_unlock_irqrestore(&musb->lock, flags);
1497
1498 return retval;
1499 }
1500
1501 #else
1502 #define generic_interrupt NULL
1503 #endif
1504
1505 /*
1506 * handle all the irqs defined by the HDRC core. for now we expect: other
1507 * irq sources (phy, dma, etc) will be handled first, musb->int_* values
1508 * will be assigned, and the irq will already have been acked.
1509 *
1510 * called in irq context with spinlock held, irqs blocked
1511 */
1512 irqreturn_t musb_interrupt(struct musb *musb)
1513 {
1514 irqreturn_t retval = IRQ_NONE;
1515 u8 devctl, power;
1516 int ep_num;
1517 u32 reg;
1518
1519 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
1520 power = musb_readb(musb->mregs, MUSB_POWER);
1521
1522 dev_dbg(musb->controller, "** IRQ %s usb%04x tx%04x rx%04x\n",
1523 (devctl & MUSB_DEVCTL_HM) ? "host" : "peripheral",
1524 musb->int_usb, musb->int_tx, musb->int_rx);
1525
1526 /* the core can interrupt us for multiple reasons; docs have
1527 * a generic interrupt flowchart to follow
1528 */
1529 if (musb->int_usb)
1530 retval |= musb_stage0_irq(musb, musb->int_usb,
1531 devctl, power);
1532
1533 /* "stage 1" is handling endpoint irqs */
1534
1535 /* handle endpoint 0 first */
1536 if (musb->int_tx & 1) {
1537 if (devctl & MUSB_DEVCTL_HM)
1538 retval |= musb_h_ep0_irq(musb);
1539 else
1540 retval |= musb_g_ep0_irq(musb);
1541 }
1542
1543 /* RX on endpoints 1-15 */
1544 reg = musb->int_rx >> 1;
1545 ep_num = 1;
1546 while (reg) {
1547 if (reg & 1) {
1548 /* musb_ep_select(musb->mregs, ep_num); */
1549 /* REVISIT just retval = ep->rx_irq(...) */
1550 retval = IRQ_HANDLED;
1551 if (devctl & MUSB_DEVCTL_HM) {
1552 if (is_host_capable())
1553 musb_host_rx(musb, ep_num);
1554 } else {
1555 if (is_peripheral_capable())
1556 musb_g_rx(musb, ep_num);
1557 }
1558 }
1559
1560 reg >>= 1;
1561 ep_num++;
1562 }
1563
1564 /* TX on endpoints 1-15 */
1565 reg = musb->int_tx >> 1;
1566 ep_num = 1;
1567 while (reg) {
1568 if (reg & 1) {
1569 /* musb_ep_select(musb->mregs, ep_num); */
1570 /* REVISIT just retval |= ep->tx_irq(...) */
1571 retval = IRQ_HANDLED;
1572 if (devctl & MUSB_DEVCTL_HM) {
1573 if (is_host_capable())
1574 musb_host_tx(musb, ep_num);
1575 } else {
1576 if (is_peripheral_capable())
1577 musb_g_tx(musb, ep_num);
1578 }
1579 }
1580 reg >>= 1;
1581 ep_num++;
1582 }
1583
1584 return retval;
1585 }
1586 EXPORT_SYMBOL_GPL(musb_interrupt);
1587
1588 #ifndef CONFIG_MUSB_PIO_ONLY
1589 static bool __initdata use_dma = 1;
1590
1591 /* "modprobe ... use_dma=0" etc */
1592 module_param(use_dma, bool, 0);
1593 MODULE_PARM_DESC(use_dma, "enable/disable use of DMA");
1594
1595 void musb_dma_completion(struct musb *musb, u8 epnum, u8 transmit)
1596 {
1597 u8 devctl = musb_readb(musb->mregs, MUSB_DEVCTL);
1598
1599 /* called with controller lock already held */
1600
1601 if (!epnum) {
1602 #ifndef CONFIG_USB_TUSB_OMAP_DMA
1603 if (!is_cppi_enabled()) {
1604 /* endpoint 0 */
1605 if (devctl & MUSB_DEVCTL_HM)
1606 musb_h_ep0_irq(musb);
1607 else
1608 musb_g_ep0_irq(musb);
1609 }
1610 #endif
1611 } else {
1612 /* endpoints 1..15 */
1613 if (transmit) {
1614 if (devctl & MUSB_DEVCTL_HM) {
1615 if (is_host_capable())
1616 musb_host_tx(musb, epnum);
1617 } else {
1618 if (is_peripheral_capable())
1619 musb_g_tx(musb, epnum);
1620 }
1621 } else {
1622 /* receive */
1623 if (devctl & MUSB_DEVCTL_HM) {
1624 if (is_host_capable())
1625 musb_host_rx(musb, epnum);
1626 } else {
1627 if (is_peripheral_capable())
1628 musb_g_rx(musb, epnum);
1629 }
1630 }
1631 }
1632 }
1633 EXPORT_SYMBOL_GPL(musb_dma_completion);
1634
1635 #else
1636 #define use_dma 0
1637 #endif
1638
1639 /*-------------------------------------------------------------------------*/
1640
1641 #ifdef CONFIG_SYSFS
1642
1643 static ssize_t
1644 musb_mode_show(struct device *dev, struct device_attribute *attr, char *buf)
1645 {
1646 struct musb *musb = dev_to_musb(dev);
1647 unsigned long flags;
1648 int ret = -EINVAL;
1649
1650 spin_lock_irqsave(&musb->lock, flags);
1651 ret = sprintf(buf, "%s\n", otg_state_string(musb->xceiv->state));
1652 spin_unlock_irqrestore(&musb->lock, flags);
1653
1654 return ret;
1655 }
1656
1657 static ssize_t
1658 musb_mode_store(struct device *dev, struct device_attribute *attr,
1659 const char *buf, size_t n)
1660 {
1661 struct musb *musb = dev_to_musb(dev);
1662 unsigned long flags;
1663 int status;
1664
1665 spin_lock_irqsave(&musb->lock, flags);
1666 if (sysfs_streq(buf, "host"))
1667 status = musb_platform_set_mode(musb, MUSB_HOST);
1668 else if (sysfs_streq(buf, "peripheral"))
1669 status = musb_platform_set_mode(musb, MUSB_PERIPHERAL);
1670 else if (sysfs_streq(buf, "otg"))
1671 status = musb_platform_set_mode(musb, MUSB_OTG);
1672 else
1673 status = -EINVAL;
1674 spin_unlock_irqrestore(&musb->lock, flags);
1675
1676 return (status == 0) ? n : status;
1677 }
1678 static DEVICE_ATTR(mode, 0644, musb_mode_show, musb_mode_store);
1679
1680 static ssize_t
1681 musb_vbus_store(struct device *dev, struct device_attribute *attr,
1682 const char *buf, size_t n)
1683 {
1684 struct musb *musb = dev_to_musb(dev);
1685 unsigned long flags;
1686 unsigned long val;
1687
1688 if (sscanf(buf, "%lu", &val) < 1) {
1689 dev_err(dev, "Invalid VBUS timeout ms value\n");
1690 return -EINVAL;
1691 }
1692
1693 spin_lock_irqsave(&musb->lock, flags);
1694 /* force T(a_wait_bcon) to be zero/unlimited *OR* valid */
1695 musb->a_wait_bcon = val ? max_t(int, val, OTG_TIME_A_WAIT_BCON) : 0 ;
1696 if (musb->xceiv->state == OTG_STATE_A_WAIT_BCON)
1697 musb->is_active = 0;
1698 musb_platform_try_idle(musb, jiffies + msecs_to_jiffies(val));
1699 spin_unlock_irqrestore(&musb->lock, flags);
1700
1701 return n;
1702 }
1703
1704 static ssize_t
1705 musb_vbus_show(struct device *dev, struct device_attribute *attr, char *buf)
1706 {
1707 struct musb *musb = dev_to_musb(dev);
1708 unsigned long flags;
1709 unsigned long val;
1710 int vbus;
1711
1712 spin_lock_irqsave(&musb->lock, flags);
1713 val = musb->a_wait_bcon;
1714 /* FIXME get_vbus_status() is normally #defined as false...
1715 * and is effectively TUSB-specific.
1716 */
1717 vbus = musb_platform_get_vbus_status(musb);
1718 spin_unlock_irqrestore(&musb->lock, flags);
1719
1720 return sprintf(buf, "Vbus %s, timeout %lu msec\n",
1721 vbus ? "on" : "off", val);
1722 }
1723 static DEVICE_ATTR(vbus, 0644, musb_vbus_show, musb_vbus_store);
1724
1725 /* Gadget drivers can't know that a host is connected so they might want
1726 * to start SRP, but users can. This allows userspace to trigger SRP.
1727 */
1728 static ssize_t
1729 musb_srp_store(struct device *dev, struct device_attribute *attr,
1730 const char *buf, size_t n)
1731 {
1732 struct musb *musb = dev_to_musb(dev);
1733 unsigned short srp;
1734
1735 if (sscanf(buf, "%hu", &srp) != 1
1736 || (srp != 1)) {
1737 dev_err(dev, "SRP: Value must be 1\n");
1738 return -EINVAL;
1739 }
1740
1741 if (srp == 1)
1742 musb_g_wakeup(musb);
1743
1744 return n;
1745 }
1746 static DEVICE_ATTR(srp, 0644, NULL, musb_srp_store);
1747
1748 static struct attribute *musb_attributes[] = {
1749 &dev_attr_mode.attr,
1750 &dev_attr_vbus.attr,
1751 &dev_attr_srp.attr,
1752 NULL
1753 };
1754
1755 static const struct attribute_group musb_attr_group = {
1756 .attrs = musb_attributes,
1757 };
1758
1759 #endif /* sysfs */
1760
1761 /* Only used to provide driver mode change events */
1762 static void musb_irq_work(struct work_struct *data)
1763 {
1764 struct musb *musb = container_of(data, struct musb, irq_work);
1765 static int old_state;
1766
1767 if (musb->xceiv->state != old_state) {
1768 old_state = musb->xceiv->state;
1769 sysfs_notify(&musb->controller->kobj, NULL, "mode");
1770 }
1771 }
1772
1773 /* --------------------------------------------------------------------------
1774 * Init support
1775 */
1776
1777 static struct musb *__init
1778 allocate_instance(struct device *dev,
1779 struct musb_hdrc_config *config, void __iomem *mbase)
1780 {
1781 struct musb *musb;
1782 struct musb_hw_ep *ep;
1783 int epnum;
1784 struct usb_hcd *hcd;
1785
1786 hcd = usb_create_hcd(&musb_hc_driver, dev, dev_name(dev));
1787 if (!hcd)
1788 return NULL;
1789 /* usbcore sets dev->driver_data to hcd, and sometimes uses that... */
1790
1791 musb = hcd_to_musb(hcd);
1792 INIT_LIST_HEAD(&musb->control);
1793 INIT_LIST_HEAD(&musb->in_bulk);
1794 INIT_LIST_HEAD(&musb->out_bulk);
1795
1796 hcd->uses_new_polling = 1;
1797 hcd->has_tt = 1;
1798
1799 musb->vbuserr_retry = VBUSERR_RETRY_COUNT;
1800 musb->a_wait_bcon = OTG_TIME_A_WAIT_BCON;
1801 dev_set_drvdata(dev, musb);
1802 musb->mregs = mbase;
1803 musb->ctrl_base = mbase;
1804 musb->nIrq = -ENODEV;
1805 musb->config = config;
1806 BUG_ON(musb->config->num_eps > MUSB_C_NUM_EPS);
1807 for (epnum = 0, ep = musb->endpoints;
1808 epnum < musb->config->num_eps;
1809 epnum++, ep++) {
1810 ep->musb = musb;
1811 ep->epnum = epnum;
1812 }
1813
1814 musb->controller = dev;
1815
1816 return musb;
1817 }
1818
1819 static void musb_free(struct musb *musb)
1820 {
1821 /* this has multiple entry modes. it handles fault cleanup after
1822 * probe(), where things may be partially set up, as well as rmmod
1823 * cleanup after everything's been de-activated.
1824 */
1825
1826 #ifdef CONFIG_SYSFS
1827 sysfs_remove_group(&musb->controller->kobj, &musb_attr_group);
1828 #endif
1829
1830 musb_gadget_cleanup(musb);
1831
1832 if (musb->nIrq >= 0) {
1833 if (musb->irq_wake)
1834 disable_irq_wake(musb->nIrq);
1835 free_irq(musb->nIrq, musb);
1836 }
1837 if (is_dma_capable() && musb->dma_controller) {
1838 struct dma_controller *c = musb->dma_controller;
1839
1840 (void) c->stop(c);
1841 dma_controller_destroy(c);
1842 }
1843
1844 kfree(musb);
1845 }
1846
1847 /*
1848 * Perform generic per-controller initialization.
1849 *
1850 * @pDevice: the controller (already clocked, etc)
1851 * @nIrq: irq
1852 * @mregs: virtual address of controller registers,
1853 * not yet corrected for platform-specific offsets
1854 */
1855 static int __init
1856 musb_init_controller(struct device *dev, int nIrq, void __iomem *ctrl)
1857 {
1858 int status;
1859 struct musb *musb;
1860 struct musb_hdrc_platform_data *plat = dev->platform_data;
1861
1862 /* The driver might handle more features than the board; OK.
1863 * Fail when the board needs a feature that's not enabled.
1864 */
1865 if (!plat) {
1866 dev_dbg(dev, "no platform_data?\n");
1867 status = -ENODEV;
1868 goto fail0;
1869 }
1870
1871 /* allocate */
1872 musb = allocate_instance(dev, plat->config, ctrl);
1873 if (!musb) {
1874 status = -ENOMEM;
1875 goto fail0;
1876 }
1877
1878 pm_runtime_use_autosuspend(musb->controller);
1879 pm_runtime_set_autosuspend_delay(musb->controller, 200);
1880 pm_runtime_enable(musb->controller);
1881
1882 spin_lock_init(&musb->lock);
1883 musb->board_mode = plat->mode;
1884 musb->board_set_power = plat->set_power;
1885 musb->min_power = plat->min_power;
1886 musb->ops = plat->platform_ops;
1887
1888 /* The musb_platform_init() call:
1889 * - adjusts musb->mregs and musb->isr if needed,
1890 * - may initialize an integrated tranceiver
1891 * - initializes musb->xceiv, usually by otg_get_transceiver()
1892 * - stops powering VBUS
1893 *
1894 * There are various transceiver configurations. Blackfin,
1895 * DaVinci, TUSB60x0, and others integrate them. OMAP3 uses
1896 * external/discrete ones in various flavors (twl4030 family,
1897 * isp1504, non-OTG, etc) mostly hooking up through ULPI.
1898 */
1899 musb->isr = generic_interrupt;
1900 status = musb_platform_init(musb);
1901 if (status < 0)
1902 goto fail1;
1903
1904 if (!musb->isr) {
1905 status = -ENODEV;
1906 goto fail3;
1907 }
1908
1909 if (!musb->xceiv->io_ops) {
1910 musb->xceiv->io_priv = musb->mregs;
1911 musb->xceiv->io_ops = &musb_ulpi_access;
1912 }
1913
1914 #ifndef CONFIG_MUSB_PIO_ONLY
1915 if (use_dma && dev->dma_mask) {
1916 struct dma_controller *c;
1917
1918 c = dma_controller_create(musb, musb->mregs);
1919 musb->dma_controller = c;
1920 if (c)
1921 (void) c->start(c);
1922 }
1923 #endif
1924 /* ideally this would be abstracted in platform setup */
1925 if (!is_dma_capable() || !musb->dma_controller)
1926 dev->dma_mask = NULL;
1927
1928 /* be sure interrupts are disabled before connecting ISR */
1929 musb_platform_disable(musb);
1930 musb_generic_disable(musb);
1931
1932 /* setup musb parts of the core (especially endpoints) */
1933 status = musb_core_init(plat->config->multipoint
1934 ? MUSB_CONTROLLER_MHDRC
1935 : MUSB_CONTROLLER_HDRC, musb);
1936 if (status < 0)
1937 goto fail3;
1938
1939 setup_timer(&musb->otg_timer, musb_otg_timer_func, (unsigned long) musb);
1940
1941 /* Init IRQ workqueue before request_irq */
1942 INIT_WORK(&musb->irq_work, musb_irq_work);
1943
1944 /* attach to the IRQ */
1945 if (request_irq(nIrq, musb->isr, 0, dev_name(dev), musb)) {
1946 dev_err(dev, "request_irq %d failed!\n", nIrq);
1947 status = -ENODEV;
1948 goto fail3;
1949 }
1950 musb->nIrq = nIrq;
1951 /* FIXME this handles wakeup irqs wrong */
1952 if (enable_irq_wake(nIrq) == 0) {
1953 musb->irq_wake = 1;
1954 device_init_wakeup(dev, 1);
1955 } else {
1956 musb->irq_wake = 0;
1957 }
1958
1959 /* host side needs more setup */
1960 if (is_host_enabled(musb)) {
1961 struct usb_hcd *hcd = musb_to_hcd(musb);
1962
1963 otg_set_host(musb->xceiv, &hcd->self);
1964
1965 if (is_otg_enabled(musb))
1966 hcd->self.otg_port = 1;
1967 musb->xceiv->host = &hcd->self;
1968 hcd->power_budget = 2 * (plat->power ? : 250);
1969
1970 /* program PHY to use external vBus if required */
1971 if (plat->extvbus) {
1972 u8 busctl = musb_read_ulpi_buscontrol(musb->mregs);
1973 busctl |= MUSB_ULPI_USE_EXTVBUS;
1974 musb_write_ulpi_buscontrol(musb->mregs, busctl);
1975 }
1976 }
1977
1978 /* For the host-only role, we can activate right away.
1979 * (We expect the ID pin to be forcibly grounded!!)
1980 * Otherwise, wait till the gadget driver hooks up.
1981 */
1982 if (!is_otg_enabled(musb) && is_host_enabled(musb)) {
1983 struct usb_hcd *hcd = musb_to_hcd(musb);
1984
1985 MUSB_HST_MODE(musb);
1986 musb->xceiv->default_a = 1;
1987 musb->xceiv->state = OTG_STATE_A_IDLE;
1988
1989 status = usb_add_hcd(musb_to_hcd(musb), -1, 0);
1990
1991 hcd->self.uses_pio_for_control = 1;
1992 dev_dbg(musb->controller, "%s mode, status %d, devctl %02x %c\n",
1993 "HOST", status,
1994 musb_readb(musb->mregs, MUSB_DEVCTL),
1995 (musb_readb(musb->mregs, MUSB_DEVCTL)
1996 & MUSB_DEVCTL_BDEVICE
1997 ? 'B' : 'A'));
1998
1999 } else /* peripheral is enabled */ {
2000 MUSB_DEV_MODE(musb);
2001 musb->xceiv->default_a = 0;
2002 musb->xceiv->state = OTG_STATE_B_IDLE;
2003
2004 status = musb_gadget_setup(musb);
2005
2006 dev_dbg(musb->controller, "%s mode, status %d, dev%02x\n",
2007 is_otg_enabled(musb) ? "OTG" : "PERIPHERAL",
2008 status,
2009 musb_readb(musb->mregs, MUSB_DEVCTL));
2010
2011 }
2012 if (status < 0)
2013 goto fail3;
2014
2015 status = musb_init_debugfs(musb);
2016 if (status < 0)
2017 goto fail4;
2018
2019 #ifdef CONFIG_SYSFS
2020 status = sysfs_create_group(&musb->controller->kobj, &musb_attr_group);
2021 if (status)
2022 goto fail5;
2023 #endif
2024
2025 dev_info(dev, "USB %s mode controller at %p using %s, IRQ %d\n",
2026 ({char *s;
2027 switch (musb->board_mode) {
2028 case MUSB_HOST: s = "Host"; break;
2029 case MUSB_PERIPHERAL: s = "Peripheral"; break;
2030 default: s = "OTG"; break;
2031 }; s; }),
2032 ctrl,
2033 (is_dma_capable() && musb->dma_controller)
2034 ? "DMA" : "PIO",
2035 musb->nIrq);
2036
2037 return 0;
2038
2039 fail5:
2040 musb_exit_debugfs(musb);
2041
2042 fail4:
2043 if (!is_otg_enabled(musb) && is_host_enabled(musb))
2044 usb_remove_hcd(musb_to_hcd(musb));
2045 else
2046 musb_gadget_cleanup(musb);
2047
2048 fail3:
2049 if (musb->irq_wake)
2050 device_init_wakeup(dev, 0);
2051 musb_platform_exit(musb);
2052
2053 fail1:
2054 dev_err(musb->controller,
2055 "musb_init_controller failed with status %d\n", status);
2056
2057 musb_free(musb);
2058
2059 fail0:
2060
2061 return status;
2062
2063 }
2064
2065 /*-------------------------------------------------------------------------*/
2066
2067 /* all implementations (PCI bridge to FPGA, VLYNQ, etc) should just
2068 * bridge to a platform device; this driver then suffices.
2069 */
2070
2071 #ifndef CONFIG_MUSB_PIO_ONLY
2072 static u64 *orig_dma_mask;
2073 #endif
2074
2075 static int __init musb_probe(struct platform_device *pdev)
2076 {
2077 struct device *dev = &pdev->dev;
2078 int irq = platform_get_irq_byname(pdev, "mc");
2079 int status;
2080 struct resource *iomem;
2081 void __iomem *base;
2082
2083 iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2084 if (!iomem || irq <= 0)
2085 return -ENODEV;
2086
2087 base = ioremap(iomem->start, resource_size(iomem));
2088 if (!base) {
2089 dev_err(dev, "ioremap failed\n");
2090 return -ENOMEM;
2091 }
2092
2093 #ifndef CONFIG_MUSB_PIO_ONLY
2094 /* clobbered by use_dma=n */
2095 orig_dma_mask = dev->dma_mask;
2096 #endif
2097 status = musb_init_controller(dev, irq, base);
2098 if (status < 0)
2099 iounmap(base);
2100
2101 return status;
2102 }
2103
2104 static int __exit musb_remove(struct platform_device *pdev)
2105 {
2106 struct musb *musb = dev_to_musb(&pdev->dev);
2107 void __iomem *ctrl_base = musb->ctrl_base;
2108
2109 /* this gets called on rmmod.
2110 * - Host mode: host may still be active
2111 * - Peripheral mode: peripheral is deactivated (or never-activated)
2112 * - OTG mode: both roles are deactivated (or never-activated)
2113 */
2114 pm_runtime_get_sync(musb->controller);
2115 musb_exit_debugfs(musb);
2116 musb_shutdown(pdev);
2117
2118 pm_runtime_put(musb->controller);
2119 musb_free(musb);
2120 iounmap(ctrl_base);
2121 device_init_wakeup(&pdev->dev, 0);
2122 #ifndef CONFIG_MUSB_PIO_ONLY
2123 pdev->dev.dma_mask = orig_dma_mask;
2124 #endif
2125 return 0;
2126 }
2127
2128 #ifdef CONFIG_PM
2129
2130 static void musb_save_context(struct musb *musb)
2131 {
2132 int i;
2133 void __iomem *musb_base = musb->mregs;
2134 void __iomem *epio;
2135
2136 if (is_host_enabled(musb)) {
2137 musb->context.frame = musb_readw(musb_base, MUSB_FRAME);
2138 musb->context.testmode = musb_readb(musb_base, MUSB_TESTMODE);
2139 musb->context.busctl = musb_read_ulpi_buscontrol(musb->mregs);
2140 }
2141 musb->context.power = musb_readb(musb_base, MUSB_POWER);
2142 musb->context.intrtxe = musb_readw(musb_base, MUSB_INTRTXE);
2143 musb->context.intrrxe = musb_readw(musb_base, MUSB_INTRRXE);
2144 musb->context.intrusbe = musb_readb(musb_base, MUSB_INTRUSBE);
2145 musb->context.index = musb_readb(musb_base, MUSB_INDEX);
2146 musb->context.devctl = musb_readb(musb_base, MUSB_DEVCTL);
2147
2148 for (i = 0; i < musb->config->num_eps; ++i) {
2149 struct musb_hw_ep *hw_ep;
2150
2151 hw_ep = &musb->endpoints[i];
2152 if (!hw_ep)
2153 continue;
2154
2155 epio = hw_ep->regs;
2156 if (!epio)
2157 continue;
2158
2159 musb_writeb(musb_base, MUSB_INDEX, i);
2160 musb->context.index_regs[i].txmaxp =
2161 musb_readw(epio, MUSB_TXMAXP);
2162 musb->context.index_regs[i].txcsr =
2163 musb_readw(epio, MUSB_TXCSR);
2164 musb->context.index_regs[i].rxmaxp =
2165 musb_readw(epio, MUSB_RXMAXP);
2166 musb->context.index_regs[i].rxcsr =
2167 musb_readw(epio, MUSB_RXCSR);
2168
2169 if (musb->dyn_fifo) {
2170 musb->context.index_regs[i].txfifoadd =
2171 musb_read_txfifoadd(musb_base);
2172 musb->context.index_regs[i].rxfifoadd =
2173 musb_read_rxfifoadd(musb_base);
2174 musb->context.index_regs[i].txfifosz =
2175 musb_read_txfifosz(musb_base);
2176 musb->context.index_regs[i].rxfifosz =
2177 musb_read_rxfifosz(musb_base);
2178 }
2179 if (is_host_enabled(musb)) {
2180 musb->context.index_regs[i].txtype =
2181 musb_readb(epio, MUSB_TXTYPE);
2182 musb->context.index_regs[i].txinterval =
2183 musb_readb(epio, MUSB_TXINTERVAL);
2184 musb->context.index_regs[i].rxtype =
2185 musb_readb(epio, MUSB_RXTYPE);
2186 musb->context.index_regs[i].rxinterval =
2187 musb_readb(epio, MUSB_RXINTERVAL);
2188
2189 musb->context.index_regs[i].txfunaddr =
2190 musb_read_txfunaddr(musb_base, i);
2191 musb->context.index_regs[i].txhubaddr =
2192 musb_read_txhubaddr(musb_base, i);
2193 musb->context.index_regs[i].txhubport =
2194 musb_read_txhubport(musb_base, i);
2195
2196 musb->context.index_regs[i].rxfunaddr =
2197 musb_read_rxfunaddr(musb_base, i);
2198 musb->context.index_regs[i].rxhubaddr =
2199 musb_read_rxhubaddr(musb_base, i);
2200 musb->context.index_regs[i].rxhubport =
2201 musb_read_rxhubport(musb_base, i);
2202 }
2203 }
2204 }
2205
2206 static void musb_restore_context(struct musb *musb)
2207 {
2208 int i;
2209 void __iomem *musb_base = musb->mregs;
2210 void __iomem *ep_target_regs;
2211 void __iomem *epio;
2212
2213 if (is_host_enabled(musb)) {
2214 musb_writew(musb_base, MUSB_FRAME, musb->context.frame);
2215 musb_writeb(musb_base, MUSB_TESTMODE, musb->context.testmode);
2216 musb_write_ulpi_buscontrol(musb->mregs, musb->context.busctl);
2217 }
2218 musb_writeb(musb_base, MUSB_POWER, musb->context.power);
2219 musb_writew(musb_base, MUSB_INTRTXE, musb->context.intrtxe);
2220 musb_writew(musb_base, MUSB_INTRRXE, musb->context.intrrxe);
2221 musb_writeb(musb_base, MUSB_INTRUSBE, musb->context.intrusbe);
2222 musb_writeb(musb_base, MUSB_DEVCTL, musb->context.devctl);
2223
2224 for (i = 0; i < musb->config->num_eps; ++i) {
2225 struct musb_hw_ep *hw_ep;
2226
2227 hw_ep = &musb->endpoints[i];
2228 if (!hw_ep)
2229 continue;
2230
2231 epio = hw_ep->regs;
2232 if (!epio)
2233 continue;
2234
2235 musb_writeb(musb_base, MUSB_INDEX, i);
2236 musb_writew(epio, MUSB_TXMAXP,
2237 musb->context.index_regs[i].txmaxp);
2238 musb_writew(epio, MUSB_TXCSR,
2239 musb->context.index_regs[i].txcsr);
2240 musb_writew(epio, MUSB_RXMAXP,
2241 musb->context.index_regs[i].rxmaxp);
2242 musb_writew(epio, MUSB_RXCSR,
2243 musb->context.index_regs[i].rxcsr);
2244
2245 if (musb->dyn_fifo) {
2246 musb_write_txfifosz(musb_base,
2247 musb->context.index_regs[i].txfifosz);
2248 musb_write_rxfifosz(musb_base,
2249 musb->context.index_regs[i].rxfifosz);
2250 musb_write_txfifoadd(musb_base,
2251 musb->context.index_regs[i].txfifoadd);
2252 musb_write_rxfifoadd(musb_base,
2253 musb->context.index_regs[i].rxfifoadd);
2254 }
2255
2256 if (is_host_enabled(musb)) {
2257 musb_writeb(epio, MUSB_TXTYPE,
2258 musb->context.index_regs[i].txtype);
2259 musb_writeb(epio, MUSB_TXINTERVAL,
2260 musb->context.index_regs[i].txinterval);
2261 musb_writeb(epio, MUSB_RXTYPE,
2262 musb->context.index_regs[i].rxtype);
2263 musb_writeb(epio, MUSB_RXINTERVAL,
2264
2265 musb->context.index_regs[i].rxinterval);
2266 musb_write_txfunaddr(musb_base, i,
2267 musb->context.index_regs[i].txfunaddr);
2268 musb_write_txhubaddr(musb_base, i,
2269 musb->context.index_regs[i].txhubaddr);
2270 musb_write_txhubport(musb_base, i,
2271 musb->context.index_regs[i].txhubport);
2272
2273 ep_target_regs =
2274 musb_read_target_reg_base(i, musb_base);
2275
2276 musb_write_rxfunaddr(ep_target_regs,
2277 musb->context.index_regs[i].rxfunaddr);
2278 musb_write_rxhubaddr(ep_target_regs,
2279 musb->context.index_regs[i].rxhubaddr);
2280 musb_write_rxhubport(ep_target_regs,
2281 musb->context.index_regs[i].rxhubport);
2282 }
2283 }
2284 musb_writeb(musb_base, MUSB_INDEX, musb->context.index);
2285 }
2286
2287 static int musb_suspend(struct device *dev)
2288 {
2289 struct musb *musb = dev_to_musb(dev);
2290 unsigned long flags;
2291
2292 spin_lock_irqsave(&musb->lock, flags);
2293
2294 if (is_peripheral_active(musb)) {
2295 /* FIXME force disconnect unless we know USB will wake
2296 * the system up quickly enough to respond ...
2297 */
2298 } else if (is_host_active(musb)) {
2299 /* we know all the children are suspended; sometimes
2300 * they will even be wakeup-enabled.
2301 */
2302 }
2303
2304 spin_unlock_irqrestore(&musb->lock, flags);
2305 return 0;
2306 }
2307
2308 static int musb_resume_noirq(struct device *dev)
2309 {
2310 /* for static cmos like DaVinci, register values were preserved
2311 * unless for some reason the whole soc powered down or the USB
2312 * module got reset through the PSC (vs just being disabled).
2313 */
2314 return 0;
2315 }
2316
2317 static int musb_runtime_suspend(struct device *dev)
2318 {
2319 struct musb *musb = dev_to_musb(dev);
2320
2321 musb_save_context(musb);
2322
2323 return 0;
2324 }
2325
2326 static int musb_runtime_resume(struct device *dev)
2327 {
2328 struct musb *musb = dev_to_musb(dev);
2329 static int first = 1;
2330
2331 /*
2332 * When pm_runtime_get_sync called for the first time in driver
2333 * init, some of the structure is still not initialized which is
2334 * used in restore function. But clock needs to be
2335 * enabled before any register access, so
2336 * pm_runtime_get_sync has to be called.
2337 * Also context restore without save does not make
2338 * any sense
2339 */
2340 if (!first)
2341 musb_restore_context(musb);
2342 first = 0;
2343
2344 return 0;
2345 }
2346
2347 static const struct dev_pm_ops musb_dev_pm_ops = {
2348 .suspend = musb_suspend,
2349 .resume_noirq = musb_resume_noirq,
2350 .runtime_suspend = musb_runtime_suspend,
2351 .runtime_resume = musb_runtime_resume,
2352 };
2353
2354 #define MUSB_DEV_PM_OPS (&musb_dev_pm_ops)
2355 #else
2356 #define MUSB_DEV_PM_OPS NULL
2357 #endif
2358
2359 static struct platform_driver musb_driver = {
2360 .driver = {
2361 .name = (char *)musb_driver_name,
2362 .bus = &platform_bus_type,
2363 .owner = THIS_MODULE,
2364 .pm = MUSB_DEV_PM_OPS,
2365 },
2366 .remove = __exit_p(musb_remove),
2367 .shutdown = musb_shutdown,
2368 };
2369
2370 /*-------------------------------------------------------------------------*/
2371
2372 static int __init musb_init(void)
2373 {
2374 if (usb_disabled())
2375 return 0;
2376
2377 pr_info("%s: version " MUSB_VERSION ", "
2378 "?dma?"
2379 ", "
2380 "otg (peripheral+host)",
2381 musb_driver_name);
2382 return platform_driver_probe(&musb_driver, musb_probe);
2383 }
2384
2385 /* make us init after usbcore and i2c (transceivers, regulators, etc)
2386 * and before usb gadget and host-side drivers start to register
2387 */
2388 fs_initcall(musb_init);
2389
2390 static void __exit musb_cleanup(void)
2391 {
2392 platform_driver_unregister(&musb_driver);
2393 }
2394 module_exit(musb_cleanup);
kernel source for telekom puls (alcatel/mediatek)