2 * gadget.c - DesignWare USB3 DRD Controller Gadget Framework Link
4 * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com
6 * Authors: Felipe Balbi <balbi@ti.com>,
7 * Sebastian Andrzej Siewior <bigeasy@linutronix.de>
9 * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions
12 * 1. Redistributions of source code must retain the above copyright
13 * notice, this list of conditions, and the following disclaimer,
14 * without modification.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 * 3. The names of the above-listed copyright holders may not be used
19 * to endorse or promote products derived from this software without
20 * specific prior written permission.
22 * ALTERNATIVELY, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2, as published by the Free
24 * Software Foundation.
26 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
27 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
28 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
30 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
31 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
32 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
33 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
34 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
35 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
36 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 #include <linux/kernel.h>
40 #include <linux/delay.h>
41 #include <linux/slab.h>
42 #include <linux/spinlock.h>
43 #include <linux/platform_device.h>
44 #include <linux/pm_runtime.h>
45 #include <linux/interrupt.h>
47 #include <linux/list.h>
48 #include <linux/dma-mapping.h>
50 #include <linux/usb/ch9.h>
51 #include <linux/usb/gadget.h>
58 * dwc3_gadget_set_test_mode - Enables USB2 Test Modes
59 * @dwc: pointer to our context structure
60 * @mode: the mode to set (J, K SE0 NAK, Force Enable)
62 * Caller should take care of locking. This function will
63 * return 0 on success or -EINVAL if wrong Test Selector
66 int dwc3_gadget_set_test_mode(struct dwc3
*dwc
, int mode
)
70 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
71 reg
&= ~DWC3_DCTL_TSTCTRL_MASK
;
85 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
91 * dwc3_gadget_set_link_state - Sets USB Link to a particular State
92 * @dwc: pointer to our context structure
93 * @state: the state to put link into
95 * Caller should take care of locking. This function will
96 * return 0 on success or -ETIMEDOUT.
98 int dwc3_gadget_set_link_state(struct dwc3
*dwc
, enum dwc3_link_state state
)
104 * Wait until device controller is ready. Only applies to 1.94a and
107 if (dwc
->revision
>= DWC3_REVISION_194A
) {
109 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
110 if (reg
& DWC3_DSTS_DCNRD
)
120 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
121 reg
&= ~DWC3_DCTL_ULSTCHNGREQ_MASK
;
123 /* set requested state */
124 reg
|= DWC3_DCTL_ULSTCHNGREQ(state
);
125 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
128 * The following code is racy when called from dwc3_gadget_wakeup,
129 * and is not needed, at least on newer versions
131 if (dwc
->revision
>= DWC3_REVISION_194A
)
134 /* wait for a change in DSTS */
137 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
139 if (DWC3_DSTS_USBLNKST(reg
) == state
)
145 dev_vdbg(dwc
->dev
, "link state change request timed out\n");
151 * dwc3_gadget_resize_tx_fifos - reallocate fifo spaces for current use-case
152 * @dwc: pointer to our context structure
154 * This function will a best effort FIFO allocation in order
155 * to improve FIFO usage and throughput, while still allowing
156 * us to enable as many endpoints as possible.
158 * Keep in mind that this operation will be highly dependent
159 * on the configured size for RAM1 - which contains TxFifo -,
160 * the amount of endpoints enabled on coreConsultant tool, and
161 * the width of the Master Bus.
163 * In the ideal world, we would always be able to satisfy the
164 * following equation:
166 * ((512 + 2 * MDWIDTH-Bytes) + (Number of IN Endpoints - 1) * \
167 * (3 * (1024 + MDWIDTH-Bytes) + MDWIDTH-Bytes)) / MDWIDTH-Bytes
169 * Unfortunately, due to many variables that's not always the case.
171 int dwc3_gadget_resize_tx_fifos(struct dwc3
*dwc
)
173 int last_fifo_depth
= 0;
179 if (!dwc
->needs_fifo_resize
)
182 ram1_depth
= DWC3_RAM1_DEPTH(dwc
->hwparams
.hwparams7
);
183 mdwidth
= DWC3_MDWIDTH(dwc
->hwparams
.hwparams0
);
185 /* MDWIDTH is represented in bits, we need it in bytes */
189 * FIXME For now we will only allocate 1 wMaxPacketSize space
190 * for each enabled endpoint, later patches will come to
191 * improve this algorithm so that we better use the internal
194 for (num
= 0; num
< DWC3_ENDPOINTS_NUM
; num
++) {
195 struct dwc3_ep
*dep
= dwc
->eps
[num
];
196 int fifo_number
= dep
->number
>> 1;
200 if (!(dep
->number
& 1))
203 if (!(dep
->flags
& DWC3_EP_ENABLED
))
206 if (usb_endpoint_xfer_bulk(dep
->endpoint
.desc
)
207 || usb_endpoint_xfer_isoc(dep
->endpoint
.desc
))
211 * REVISIT: the following assumes we will always have enough
212 * space available on the FIFO RAM for all possible use cases.
213 * Make sure that's true somehow and change FIFO allocation
216 * If we have Bulk or Isochronous endpoints, we want
217 * them to be able to be very, very fast. So we're giving
218 * those endpoints a fifo_size which is enough for 3 full
221 tmp
= mult
* (dep
->endpoint
.maxpacket
+ mdwidth
);
224 fifo_size
= DIV_ROUND_UP(tmp
, mdwidth
);
226 fifo_size
|= (last_fifo_depth
<< 16);
228 dev_vdbg(dwc
->dev
, "%s: Fifo Addr %04x Size %d\n",
229 dep
->name
, last_fifo_depth
, fifo_size
& 0xffff);
231 dwc3_writel(dwc
->regs
, DWC3_GTXFIFOSIZ(fifo_number
),
234 last_fifo_depth
+= (fifo_size
& 0xffff);
240 void dwc3_gadget_giveback(struct dwc3_ep
*dep
, struct dwc3_request
*req
,
243 struct dwc3
*dwc
= dep
->dwc
;
244 unsigned int unmap_after_complete
= false;
252 * Skip LINK TRB. We can't use req->trb and check for
253 * DWC3_TRBCTL_LINK_TRB because it points the TRB we
254 * just completed (not the LINK TRB).
256 if (((dep
->busy_slot
& DWC3_TRB_MASK
) ==
258 usb_endpoint_xfer_isoc(dep
->endpoint
.desc
))
260 } while(++i
< req
->request
.num_mapped_sgs
);
263 list_del(&req
->list
);
266 if (req
->request
.status
== -EINPROGRESS
)
267 req
->request
.status
= status
;
270 * NOTICE we don't want to unmap before calling ->complete() if we're
271 * dealing with a bounced ep0 request. If we unmap it here, we would end
272 * up overwritting the contents of req->buf and this could confuse the
275 if (dwc
->ep0_bounced
&& dep
->number
<= 1) {
276 dwc
->ep0_bounced
= false;
277 unmap_after_complete
= true;
279 usb_gadget_unmap_request(&dwc
->gadget
,
280 &req
->request
, req
->direction
);
283 dev_dbg(dwc
->dev
, "request %p from %s completed %d/%d ===> %d\n",
284 req
, dep
->name
, req
->request
.actual
,
285 req
->request
.length
, status
);
287 spin_unlock(&dwc
->lock
);
288 req
->request
.complete(&dep
->endpoint
, &req
->request
);
289 spin_lock(&dwc
->lock
);
291 if (unmap_after_complete
)
292 usb_gadget_unmap_request(&dwc
->gadget
,
293 &req
->request
, req
->direction
);
296 static const char *dwc3_gadget_ep_cmd_string(u8 cmd
)
299 case DWC3_DEPCMD_DEPSTARTCFG
:
300 return "Start New Configuration";
301 case DWC3_DEPCMD_ENDTRANSFER
:
302 return "End Transfer";
303 case DWC3_DEPCMD_UPDATETRANSFER
:
304 return "Update Transfer";
305 case DWC3_DEPCMD_STARTTRANSFER
:
306 return "Start Transfer";
307 case DWC3_DEPCMD_CLEARSTALL
:
308 return "Clear Stall";
309 case DWC3_DEPCMD_SETSTALL
:
311 case DWC3_DEPCMD_GETEPSTATE
:
312 return "Get Endpoint State";
313 case DWC3_DEPCMD_SETTRANSFRESOURCE
:
314 return "Set Endpoint Transfer Resource";
315 case DWC3_DEPCMD_SETEPCONFIG
:
316 return "Set Endpoint Configuration";
318 return "UNKNOWN command";
322 int dwc3_send_gadget_generic_command(struct dwc3
*dwc
, int cmd
, u32 param
)
327 dwc3_writel(dwc
->regs
, DWC3_DGCMDPAR
, param
);
328 dwc3_writel(dwc
->regs
, DWC3_DGCMD
, cmd
| DWC3_DGCMD_CMDACT
);
331 reg
= dwc3_readl(dwc
->regs
, DWC3_DGCMD
);
332 if (!(reg
& DWC3_DGCMD_CMDACT
)) {
333 dev_vdbg(dwc
->dev
, "Command Complete --> %d\n",
334 DWC3_DGCMD_STATUS(reg
));
335 if (DWC3_DGCMD_STATUS(reg
))
341 * We can't sleep here, because it's also called from
351 int dwc3_send_gadget_ep_cmd(struct dwc3
*dwc
, unsigned ep
,
352 unsigned cmd
, struct dwc3_gadget_ep_cmd_params
*params
)
354 struct dwc3_ep
*dep
= dwc
->eps
[ep
];
358 dev_vdbg(dwc
->dev
, "%s: cmd '%s' params %08x %08x %08x\n",
360 dwc3_gadget_ep_cmd_string(cmd
), params
->param0
,
361 params
->param1
, params
->param2
);
363 dwc3_writel(dwc
->regs
, DWC3_DEPCMDPAR0(ep
), params
->param0
);
364 dwc3_writel(dwc
->regs
, DWC3_DEPCMDPAR1(ep
), params
->param1
);
365 dwc3_writel(dwc
->regs
, DWC3_DEPCMDPAR2(ep
), params
->param2
);
367 dwc3_writel(dwc
->regs
, DWC3_DEPCMD(ep
), cmd
| DWC3_DEPCMD_CMDACT
);
369 reg
= dwc3_readl(dwc
->regs
, DWC3_DEPCMD(ep
));
370 if (!(reg
& DWC3_DEPCMD_CMDACT
)) {
371 dev_vdbg(dwc
->dev
, "Command Complete --> %d\n",
372 DWC3_DEPCMD_STATUS(reg
));
373 if (DWC3_DEPCMD_STATUS(reg
))
379 * We can't sleep here, because it is also called from
390 static dma_addr_t
dwc3_trb_dma_offset(struct dwc3_ep
*dep
,
391 struct dwc3_trb
*trb
)
393 u32 offset
= (char *) trb
- (char *) dep
->trb_pool
;
395 return dep
->trb_pool_dma
+ offset
;
398 static int dwc3_alloc_trb_pool(struct dwc3_ep
*dep
)
400 struct dwc3
*dwc
= dep
->dwc
;
405 if (dep
->number
== 0 || dep
->number
== 1)
408 dep
->trb_pool
= dma_alloc_coherent(dwc
->dev
,
409 sizeof(struct dwc3_trb
) * DWC3_TRB_NUM
,
410 &dep
->trb_pool_dma
, GFP_KERNEL
);
411 if (!dep
->trb_pool
) {
412 dev_err(dep
->dwc
->dev
, "failed to allocate trb pool for %s\n",
420 static void dwc3_free_trb_pool(struct dwc3_ep
*dep
)
422 struct dwc3
*dwc
= dep
->dwc
;
424 dma_free_coherent(dwc
->dev
, sizeof(struct dwc3_trb
) * DWC3_TRB_NUM
,
425 dep
->trb_pool
, dep
->trb_pool_dma
);
427 dep
->trb_pool
= NULL
;
428 dep
->trb_pool_dma
= 0;
431 static int dwc3_gadget_start_config(struct dwc3
*dwc
, struct dwc3_ep
*dep
)
433 struct dwc3_gadget_ep_cmd_params params
;
436 memset(¶ms
, 0x00, sizeof(params
));
438 if (dep
->number
!= 1) {
439 cmd
= DWC3_DEPCMD_DEPSTARTCFG
;
440 /* XferRscIdx == 0 for ep0 and 2 for the remaining */
441 if (dep
->number
> 1) {
442 if (dwc
->start_config_issued
)
444 dwc
->start_config_issued
= true;
445 cmd
|= DWC3_DEPCMD_PARAM(2);
448 return dwc3_send_gadget_ep_cmd(dwc
, 0, cmd
, ¶ms
);
454 static int dwc3_gadget_set_ep_config(struct dwc3
*dwc
, struct dwc3_ep
*dep
,
455 const struct usb_endpoint_descriptor
*desc
,
456 const struct usb_ss_ep_comp_descriptor
*comp_desc
,
459 struct dwc3_gadget_ep_cmd_params params
;
461 memset(¶ms
, 0x00, sizeof(params
));
463 params
.param0
= DWC3_DEPCFG_EP_TYPE(usb_endpoint_type(desc
))
464 | DWC3_DEPCFG_MAX_PACKET_SIZE(usb_endpoint_maxp(desc
));
466 /* Burst size is only needed in SuperSpeed mode */
467 if (dwc
->gadget
.speed
== USB_SPEED_SUPER
) {
468 u32 burst
= dep
->endpoint
.maxburst
- 1;
470 params
.param0
|= DWC3_DEPCFG_BURST_SIZE(burst
);
474 params
.param0
|= DWC3_DEPCFG_IGN_SEQ_NUM
;
476 params
.param1
= DWC3_DEPCFG_XFER_COMPLETE_EN
477 | DWC3_DEPCFG_XFER_NOT_READY_EN
;
479 if (usb_ss_max_streams(comp_desc
) && usb_endpoint_xfer_bulk(desc
)) {
480 params
.param1
|= DWC3_DEPCFG_STREAM_CAPABLE
481 | DWC3_DEPCFG_STREAM_EVENT_EN
;
482 dep
->stream_capable
= true;
485 if (usb_endpoint_xfer_isoc(desc
))
486 params
.param1
|= DWC3_DEPCFG_XFER_IN_PROGRESS_EN
;
489 * We are doing 1:1 mapping for endpoints, meaning
490 * Physical Endpoints 2 maps to Logical Endpoint 2 and
491 * so on. We consider the direction bit as part of the physical
492 * endpoint number. So USB endpoint 0x81 is 0x03.
494 params
.param1
|= DWC3_DEPCFG_EP_NUMBER(dep
->number
);
497 * We must use the lower 16 TX FIFOs even though
501 params
.param0
|= DWC3_DEPCFG_FIFO_NUMBER(dep
->number
>> 1);
503 if (desc
->bInterval
) {
504 params
.param1
|= DWC3_DEPCFG_BINTERVAL_M1(desc
->bInterval
- 1);
505 dep
->interval
= 1 << (desc
->bInterval
- 1);
508 return dwc3_send_gadget_ep_cmd(dwc
, dep
->number
,
509 DWC3_DEPCMD_SETEPCONFIG
, ¶ms
);
512 static int dwc3_gadget_set_xfer_resource(struct dwc3
*dwc
, struct dwc3_ep
*dep
)
514 struct dwc3_gadget_ep_cmd_params params
;
516 memset(¶ms
, 0x00, sizeof(params
));
518 params
.param0
= DWC3_DEPXFERCFG_NUM_XFER_RES(1);
520 return dwc3_send_gadget_ep_cmd(dwc
, dep
->number
,
521 DWC3_DEPCMD_SETTRANSFRESOURCE
, ¶ms
);
525 * __dwc3_gadget_ep_enable - Initializes a HW endpoint
526 * @dep: endpoint to be initialized
527 * @desc: USB Endpoint Descriptor
529 * Caller should take care of locking
531 static int __dwc3_gadget_ep_enable(struct dwc3_ep
*dep
,
532 const struct usb_endpoint_descriptor
*desc
,
533 const struct usb_ss_ep_comp_descriptor
*comp_desc
,
536 struct dwc3
*dwc
= dep
->dwc
;
540 if (!(dep
->flags
& DWC3_EP_ENABLED
)) {
541 ret
= dwc3_gadget_start_config(dwc
, dep
);
546 ret
= dwc3_gadget_set_ep_config(dwc
, dep
, desc
, comp_desc
, ignore
);
550 if (!(dep
->flags
& DWC3_EP_ENABLED
)) {
551 struct dwc3_trb
*trb_st_hw
;
552 struct dwc3_trb
*trb_link
;
554 ret
= dwc3_gadget_set_xfer_resource(dwc
, dep
);
558 dep
->endpoint
.desc
= desc
;
559 dep
->comp_desc
= comp_desc
;
560 dep
->type
= usb_endpoint_type(desc
);
561 dep
->flags
|= DWC3_EP_ENABLED
;
563 reg
= dwc3_readl(dwc
->regs
, DWC3_DALEPENA
);
564 reg
|= DWC3_DALEPENA_EP(dep
->number
);
565 dwc3_writel(dwc
->regs
, DWC3_DALEPENA
, reg
);
567 if (!usb_endpoint_xfer_isoc(desc
))
570 /* Link TRB for ISOC. The HWO bit is never reset */
571 trb_st_hw
= &dep
->trb_pool
[0];
573 trb_link
= &dep
->trb_pool
[DWC3_TRB_NUM
- 1];
574 memset(trb_link
, 0, sizeof(*trb_link
));
576 trb_link
->bpl
= lower_32_bits(dwc3_trb_dma_offset(dep
, trb_st_hw
));
577 trb_link
->bph
= upper_32_bits(dwc3_trb_dma_offset(dep
, trb_st_hw
));
578 trb_link
->ctrl
|= DWC3_TRBCTL_LINK_TRB
;
579 trb_link
->ctrl
|= DWC3_TRB_CTRL_HWO
;
585 static void dwc3_stop_active_transfer(struct dwc3
*dwc
, u32 epnum
);
586 static void dwc3_remove_requests(struct dwc3
*dwc
, struct dwc3_ep
*dep
)
588 struct dwc3_request
*req
;
590 if (!list_empty(&dep
->req_queued
)) {
591 dwc3_stop_active_transfer(dwc
, dep
->number
);
593 /* - giveback all requests to gadget driver */
594 while (!list_empty(&dep
->req_queued
)) {
595 req
= next_request(&dep
->req_queued
);
597 dwc3_gadget_giveback(dep
, req
, -ESHUTDOWN
);
601 while (!list_empty(&dep
->request_list
)) {
602 req
= next_request(&dep
->request_list
);
604 dwc3_gadget_giveback(dep
, req
, -ESHUTDOWN
);
609 * __dwc3_gadget_ep_disable - Disables a HW endpoint
610 * @dep: the endpoint to disable
612 * This function also removes requests which are currently processed ny the
613 * hardware and those which are not yet scheduled.
614 * Caller should take care of locking.
616 static int __dwc3_gadget_ep_disable(struct dwc3_ep
*dep
)
618 struct dwc3
*dwc
= dep
->dwc
;
621 dwc3_remove_requests(dwc
, dep
);
623 /* make sure HW endpoint isn't stalled */
624 if (dep
->flags
& DWC3_EP_STALL
)
625 __dwc3_gadget_ep_set_halt(dep
, 0, false);
627 reg
= dwc3_readl(dwc
->regs
, DWC3_DALEPENA
);
628 reg
&= ~DWC3_DALEPENA_EP(dep
->number
);
629 dwc3_writel(dwc
->regs
, DWC3_DALEPENA
, reg
);
631 dep
->stream_capable
= false;
632 dep
->endpoint
.desc
= NULL
;
633 dep
->comp_desc
= NULL
;
640 /* -------------------------------------------------------------------------- */
642 static int dwc3_gadget_ep0_enable(struct usb_ep
*ep
,
643 const struct usb_endpoint_descriptor
*desc
)
648 static int dwc3_gadget_ep0_disable(struct usb_ep
*ep
)
653 /* -------------------------------------------------------------------------- */
655 static int dwc3_gadget_ep_enable(struct usb_ep
*ep
,
656 const struct usb_endpoint_descriptor
*desc
)
663 if (!ep
|| !desc
|| desc
->bDescriptorType
!= USB_DT_ENDPOINT
) {
664 pr_debug("dwc3: invalid parameters\n");
668 if (!desc
->wMaxPacketSize
) {
669 pr_debug("dwc3: missing wMaxPacketSize\n");
673 dep
= to_dwc3_ep(ep
);
676 if (dep
->flags
& DWC3_EP_ENABLED
) {
677 dev_WARN_ONCE(dwc
->dev
, true, "%s is already enabled\n",
682 switch (usb_endpoint_type(desc
)) {
683 case USB_ENDPOINT_XFER_CONTROL
:
684 strlcat(dep
->name
, "-control", sizeof(dep
->name
));
686 case USB_ENDPOINT_XFER_ISOC
:
687 strlcat(dep
->name
, "-isoc", sizeof(dep
->name
));
689 case USB_ENDPOINT_XFER_BULK
:
690 strlcat(dep
->name
, "-bulk", sizeof(dep
->name
));
692 case USB_ENDPOINT_XFER_INT
:
693 strlcat(dep
->name
, "-int", sizeof(dep
->name
));
696 dev_err(dwc
->dev
, "invalid endpoint transfer type\n");
699 dev_vdbg(dwc
->dev
, "Enabling %s\n", dep
->name
);
701 spin_lock_irqsave(&dwc
->lock
, flags
);
702 ret
= __dwc3_gadget_ep_enable(dep
, desc
, ep
->comp_desc
, false);
703 spin_unlock_irqrestore(&dwc
->lock
, flags
);
708 static int dwc3_gadget_ep_disable(struct usb_ep
*ep
)
716 pr_debug("dwc3: invalid parameters\n");
720 dep
= to_dwc3_ep(ep
);
723 if (!(dep
->flags
& DWC3_EP_ENABLED
)) {
724 dev_WARN_ONCE(dwc
->dev
, true, "%s is already disabled\n",
729 snprintf(dep
->name
, sizeof(dep
->name
), "ep%d%s",
731 (dep
->number
& 1) ? "in" : "out");
733 spin_lock_irqsave(&dwc
->lock
, flags
);
734 ret
= __dwc3_gadget_ep_disable(dep
);
735 spin_unlock_irqrestore(&dwc
->lock
, flags
);
740 static struct usb_request
*dwc3_gadget_ep_alloc_request(struct usb_ep
*ep
,
743 struct dwc3_request
*req
;
744 struct dwc3_ep
*dep
= to_dwc3_ep(ep
);
745 struct dwc3
*dwc
= dep
->dwc
;
747 req
= kzalloc(sizeof(*req
), gfp_flags
);
749 dev_err(dwc
->dev
, "not enough memory\n");
753 req
->epnum
= dep
->number
;
756 return &req
->request
;
759 static void dwc3_gadget_ep_free_request(struct usb_ep
*ep
,
760 struct usb_request
*request
)
762 struct dwc3_request
*req
= to_dwc3_request(request
);
768 * dwc3_prepare_one_trb - setup one TRB from one request
769 * @dep: endpoint for which this request is prepared
770 * @req: dwc3_request pointer
772 static void dwc3_prepare_one_trb(struct dwc3_ep
*dep
,
773 struct dwc3_request
*req
, dma_addr_t dma
,
774 unsigned length
, unsigned last
, unsigned chain
, unsigned node
)
776 struct dwc3
*dwc
= dep
->dwc
;
777 struct dwc3_trb
*trb
;
779 dev_vdbg(dwc
->dev
, "%s: req %p dma %08llx length %d%s%s\n",
780 dep
->name
, req
, (unsigned long long) dma
,
781 length
, last
? " last" : "",
782 chain
? " chain" : "");
784 /* Skip the LINK-TRB on ISOC */
785 if (((dep
->free_slot
& DWC3_TRB_MASK
) == DWC3_TRB_NUM
- 1) &&
786 usb_endpoint_xfer_isoc(dep
->endpoint
.desc
))
789 trb
= &dep
->trb_pool
[dep
->free_slot
& DWC3_TRB_MASK
];
792 dwc3_gadget_move_request_queued(req
);
794 req
->trb_dma
= dwc3_trb_dma_offset(dep
, trb
);
795 req
->start_slot
= dep
->free_slot
& DWC3_TRB_MASK
;
800 trb
->size
= DWC3_TRB_SIZE_LENGTH(length
);
801 trb
->bpl
= lower_32_bits(dma
);
802 trb
->bph
= upper_32_bits(dma
);
804 switch (usb_endpoint_type(dep
->endpoint
.desc
)) {
805 case USB_ENDPOINT_XFER_CONTROL
:
806 trb
->ctrl
= DWC3_TRBCTL_CONTROL_SETUP
;
809 case USB_ENDPOINT_XFER_ISOC
:
811 trb
->ctrl
= DWC3_TRBCTL_ISOCHRONOUS_FIRST
;
813 trb
->ctrl
= DWC3_TRBCTL_ISOCHRONOUS
;
815 if (!req
->request
.no_interrupt
&& !chain
)
816 trb
->ctrl
|= DWC3_TRB_CTRL_IOC
;
819 case USB_ENDPOINT_XFER_BULK
:
820 case USB_ENDPOINT_XFER_INT
:
821 trb
->ctrl
= DWC3_TRBCTL_NORMAL
;
825 * This is only possible with faulty memory because we
826 * checked it already :)
831 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
832 trb
->ctrl
|= DWC3_TRB_CTRL_ISP_IMI
;
833 trb
->ctrl
|= DWC3_TRB_CTRL_CSP
;
835 trb
->ctrl
|= DWC3_TRB_CTRL_LST
;
839 trb
->ctrl
|= DWC3_TRB_CTRL_CHN
;
841 if (usb_endpoint_xfer_bulk(dep
->endpoint
.desc
) && dep
->stream_capable
)
842 trb
->ctrl
|= DWC3_TRB_CTRL_SID_SOFN(req
->request
.stream_id
);
844 trb
->ctrl
|= DWC3_TRB_CTRL_HWO
;
848 * dwc3_prepare_trbs - setup TRBs from requests
849 * @dep: endpoint for which requests are being prepared
850 * @starting: true if the endpoint is idle and no requests are queued.
852 * The function goes through the requests list and sets up TRBs for the
853 * transfers. The function returns once there are no more TRBs available or
854 * it runs out of requests.
856 static void dwc3_prepare_trbs(struct dwc3_ep
*dep
, bool starting
)
858 struct dwc3_request
*req
, *n
;
861 unsigned int last_one
= 0;
863 BUILD_BUG_ON_NOT_POWER_OF_2(DWC3_TRB_NUM
);
865 /* the first request must not be queued */
866 trbs_left
= (dep
->busy_slot
- dep
->free_slot
) & DWC3_TRB_MASK
;
868 /* Can't wrap around on a non-isoc EP since there's no link TRB */
869 if (!usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
870 max
= DWC3_TRB_NUM
- (dep
->free_slot
& DWC3_TRB_MASK
);
876 * If busy & slot are equal than it is either full or empty. If we are
877 * starting to process requests then we are empty. Otherwise we are
878 * full and don't do anything
883 trbs_left
= DWC3_TRB_NUM
;
885 * In case we start from scratch, we queue the ISOC requests
886 * starting from slot 1. This is done because we use ring
887 * buffer and have no LST bit to stop us. Instead, we place
888 * IOC bit every TRB_NUM/4. We try to avoid having an interrupt
889 * after the first request so we start at slot 1 and have
890 * 7 requests proceed before we hit the first IOC.
891 * Other transfer types don't use the ring buffer and are
892 * processed from the first TRB until the last one. Since we
893 * don't wrap around we have to start at the beginning.
895 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
904 /* The last TRB is a link TRB, not used for xfer */
905 if ((trbs_left
<= 1) && usb_endpoint_xfer_isoc(dep
->endpoint
.desc
))
908 list_for_each_entry_safe(req
, n
, &dep
->request_list
, list
) {
913 if (req
->request
.num_mapped_sgs
> 0) {
914 struct usb_request
*request
= &req
->request
;
915 struct scatterlist
*sg
= request
->sg
;
916 struct scatterlist
*s
;
919 for_each_sg(sg
, s
, request
->num_mapped_sgs
, i
) {
920 unsigned chain
= true;
922 length
= sg_dma_len(s
);
923 dma
= sg_dma_address(s
);
925 if (i
== (request
->num_mapped_sgs
- 1) ||
927 if (list_empty(&dep
->request_list
))
939 dwc3_prepare_one_trb(dep
, req
, dma
, length
,
949 dma
= req
->request
.dma
;
950 length
= req
->request
.length
;
956 /* Is this the last request? */
957 if (list_is_last(&req
->list
, &dep
->request_list
))
960 dwc3_prepare_one_trb(dep
, req
, dma
, length
,
969 static int __dwc3_gadget_kick_transfer(struct dwc3_ep
*dep
, u16 cmd_param
,
972 struct dwc3_gadget_ep_cmd_params params
;
973 struct dwc3_request
*req
;
974 struct dwc3
*dwc
= dep
->dwc
;
978 if (start_new
&& (dep
->flags
& DWC3_EP_BUSY
)) {
979 dev_vdbg(dwc
->dev
, "%s: endpoint busy\n", dep
->name
);
982 dep
->flags
&= ~DWC3_EP_PENDING_REQUEST
;
985 * If we are getting here after a short-out-packet we don't enqueue any
986 * new requests as we try to set the IOC bit only on the last request.
989 if (list_empty(&dep
->req_queued
))
990 dwc3_prepare_trbs(dep
, start_new
);
992 /* req points to the first request which will be sent */
993 req
= next_request(&dep
->req_queued
);
995 dwc3_prepare_trbs(dep
, start_new
);
998 * req points to the first request where HWO changed from 0 to 1
1000 req
= next_request(&dep
->req_queued
);
1003 dep
->flags
|= DWC3_EP_PENDING_REQUEST
;
1007 memset(¶ms
, 0, sizeof(params
));
1010 params
.param0
= upper_32_bits(req
->trb_dma
);
1011 params
.param1
= lower_32_bits(req
->trb_dma
);
1012 cmd
= DWC3_DEPCMD_STARTTRANSFER
;
1014 cmd
= DWC3_DEPCMD_UPDATETRANSFER
;
1017 cmd
|= DWC3_DEPCMD_PARAM(cmd_param
);
1018 ret
= dwc3_send_gadget_ep_cmd(dwc
, dep
->number
, cmd
, ¶ms
);
1020 dev_dbg(dwc
->dev
, "failed to send STARTTRANSFER command\n");
1023 * FIXME we need to iterate over the list of requests
1024 * here and stop, unmap, free and del each of the linked
1025 * requests instead of what we do now.
1027 usb_gadget_unmap_request(&dwc
->gadget
, &req
->request
,
1029 list_del(&req
->list
);
1033 dep
->flags
|= DWC3_EP_BUSY
;
1036 dep
->resource_index
= dwc3_gadget_ep_get_transfer_index(dwc
,
1038 WARN_ON_ONCE(!dep
->resource_index
);
1044 static void __dwc3_gadget_start_isoc(struct dwc3
*dwc
,
1045 struct dwc3_ep
*dep
, u32 cur_uf
)
1049 if (list_empty(&dep
->request_list
)) {
1050 dev_vdbg(dwc
->dev
, "ISOC ep %s run out for requests.\n",
1052 dep
->flags
|= DWC3_EP_PENDING_REQUEST
;
1056 /* 4 micro frames in the future */
1057 uf
= cur_uf
+ dep
->interval
* 4;
1059 __dwc3_gadget_kick_transfer(dep
, uf
, 1);
1062 static void dwc3_gadget_start_isoc(struct dwc3
*dwc
,
1063 struct dwc3_ep
*dep
, const struct dwc3_event_depevt
*event
)
1067 mask
= ~(dep
->interval
- 1);
1068 cur_uf
= event
->parameters
& mask
;
1070 __dwc3_gadget_start_isoc(dwc
, dep
, cur_uf
);
1073 static int __dwc3_gadget_ep_queue(struct dwc3_ep
*dep
, struct dwc3_request
*req
)
1075 struct dwc3
*dwc
= dep
->dwc
;
1078 req
->request
.actual
= 0;
1079 req
->request
.status
= -EINPROGRESS
;
1080 req
->direction
= dep
->direction
;
1081 req
->epnum
= dep
->number
;
1084 * We only add to our list of requests now and
1085 * start consuming the list once we get XferNotReady
1088 * That way, we avoid doing anything that we don't need
1089 * to do now and defer it until the point we receive a
1090 * particular token from the Host side.
1092 * This will also avoid Host cancelling URBs due to too
1095 ret
= usb_gadget_map_request(&dwc
->gadget
, &req
->request
,
1100 list_add_tail(&req
->list
, &dep
->request_list
);
1103 * There are a few special cases:
1105 * 1. XferNotReady with empty list of requests. We need to kick the
1106 * transfer here in that situation, otherwise we will be NAKing
1107 * forever. If we get XferNotReady before gadget driver has a
1108 * chance to queue a request, we will ACK the IRQ but won't be
1109 * able to receive the data until the next request is queued.
1110 * The following code is handling exactly that.
1113 if (dep
->flags
& DWC3_EP_PENDING_REQUEST
) {
1115 * If xfernotready is already elapsed and it is a case
1116 * of isoc transfer, then issue END TRANSFER, so that
1117 * you can receive xfernotready again and can have
1118 * notion of current microframe.
1120 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
1121 if (list_empty(&dep
->req_queued
)) {
1122 dwc3_stop_active_transfer(dwc
, dep
->number
);
1123 dep
->flags
= DWC3_EP_ENABLED
;
1128 ret
= __dwc3_gadget_kick_transfer(dep
, 0, true);
1129 if (ret
&& ret
!= -EBUSY
)
1130 dev_dbg(dwc
->dev
, "%s: failed to kick transfers\n",
1136 * 2. XferInProgress on Isoc EP with an active transfer. We need to
1137 * kick the transfer here after queuing a request, otherwise the
1138 * core may not see the modified TRB(s).
1140 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
) &&
1141 (dep
->flags
& DWC3_EP_BUSY
) &&
1142 !(dep
->flags
& DWC3_EP_MISSED_ISOC
)) {
1143 WARN_ON_ONCE(!dep
->resource_index
);
1144 ret
= __dwc3_gadget_kick_transfer(dep
, dep
->resource_index
,
1146 if (ret
&& ret
!= -EBUSY
)
1147 dev_dbg(dwc
->dev
, "%s: failed to kick transfers\n",
1155 static int dwc3_gadget_ep_queue(struct usb_ep
*ep
, struct usb_request
*request
,
1158 struct dwc3_request
*req
= to_dwc3_request(request
);
1159 struct dwc3_ep
*dep
= to_dwc3_ep(ep
);
1160 struct dwc3
*dwc
= dep
->dwc
;
1162 unsigned long flags
;
1166 if (!dep
->endpoint
.desc
) {
1167 dev_dbg(dwc
->dev
, "trying to queue request %p to disabled %s\n",
1172 dev_vdbg(dwc
->dev
, "queing request %p to %s length %d\n",
1173 request
, ep
->name
, request
->length
);
1175 spin_lock_irqsave(&dwc
->lock
, flags
);
1176 ret
= __dwc3_gadget_ep_queue(dep
, req
);
1177 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1182 static int dwc3_gadget_ep_dequeue(struct usb_ep
*ep
,
1183 struct usb_request
*request
)
1185 struct dwc3_request
*req
= to_dwc3_request(request
);
1186 struct dwc3_request
*r
= NULL
;
1188 struct dwc3_ep
*dep
= to_dwc3_ep(ep
);
1189 struct dwc3
*dwc
= dep
->dwc
;
1191 unsigned long flags
;
1194 spin_lock_irqsave(&dwc
->lock
, flags
);
1196 list_for_each_entry(r
, &dep
->request_list
, list
) {
1202 list_for_each_entry(r
, &dep
->req_queued
, list
) {
1207 /* wait until it is processed */
1208 dwc3_stop_active_transfer(dwc
, dep
->number
);
1211 dev_err(dwc
->dev
, "request %p was not queued to %s\n",
1218 /* giveback the request */
1219 dwc3_gadget_giveback(dep
, req
, -ECONNRESET
);
1222 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1227 int __dwc3_gadget_ep_set_halt(struct dwc3_ep
*dep
, int value
, int protocol
)
1229 struct dwc3_gadget_ep_cmd_params params
;
1230 struct dwc3
*dwc
= dep
->dwc
;
1233 memset(¶ms
, 0x00, sizeof(params
));
1236 if (!protocol
&& ((dep
->direction
&& dep
->flags
& DWC3_EP_BUSY
) ||
1237 (!list_empty(&dep
->req_queued
) ||
1238 !list_empty(&dep
->request_list
)))) {
1239 dev_dbg(dwc
->dev
, "%s: pending request, cannot halt\n",
1244 ret
= dwc3_send_gadget_ep_cmd(dwc
, dep
->number
,
1245 DWC3_DEPCMD_SETSTALL
, ¶ms
);
1247 dev_err(dwc
->dev
, "failed to %s STALL on %s\n",
1248 value
? "set" : "clear",
1251 dep
->flags
|= DWC3_EP_STALL
;
1253 ret
= dwc3_send_gadget_ep_cmd(dwc
, dep
->number
,
1254 DWC3_DEPCMD_CLEARSTALL
, ¶ms
);
1256 dev_err(dwc
->dev
, "failed to %s STALL on %s\n",
1257 value
? "set" : "clear",
1260 dep
->flags
&= ~(DWC3_EP_STALL
| DWC3_EP_WEDGE
);
1266 static int dwc3_gadget_ep_set_halt(struct usb_ep
*ep
, int value
)
1268 struct dwc3_ep
*dep
= to_dwc3_ep(ep
);
1269 struct dwc3
*dwc
= dep
->dwc
;
1271 unsigned long flags
;
1275 spin_lock_irqsave(&dwc
->lock
, flags
);
1277 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
1278 dev_err(dwc
->dev
, "%s is of Isochronous type\n", dep
->name
);
1283 ret
= __dwc3_gadget_ep_set_halt(dep
, value
, false);
1285 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1290 static int dwc3_gadget_ep_set_wedge(struct usb_ep
*ep
)
1292 struct dwc3_ep
*dep
= to_dwc3_ep(ep
);
1293 struct dwc3
*dwc
= dep
->dwc
;
1294 unsigned long flags
;
1296 spin_lock_irqsave(&dwc
->lock
, flags
);
1297 dep
->flags
|= DWC3_EP_WEDGE
;
1298 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1300 if (dep
->number
== 0 || dep
->number
== 1)
1301 return dwc3_gadget_ep0_set_halt(ep
, 1);
1303 return __dwc3_gadget_ep_set_halt(dep
, 1, false);
1306 /* -------------------------------------------------------------------------- */
1308 static struct usb_endpoint_descriptor dwc3_gadget_ep0_desc
= {
1309 .bLength
= USB_DT_ENDPOINT_SIZE
,
1310 .bDescriptorType
= USB_DT_ENDPOINT
,
1311 .bmAttributes
= USB_ENDPOINT_XFER_CONTROL
,
1314 static const struct usb_ep_ops dwc3_gadget_ep0_ops
= {
1315 .enable
= dwc3_gadget_ep0_enable
,
1316 .disable
= dwc3_gadget_ep0_disable
,
1317 .alloc_request
= dwc3_gadget_ep_alloc_request
,
1318 .free_request
= dwc3_gadget_ep_free_request
,
1319 .queue
= dwc3_gadget_ep0_queue
,
1320 .dequeue
= dwc3_gadget_ep_dequeue
,
1321 .set_halt
= dwc3_gadget_ep0_set_halt
,
1322 .set_wedge
= dwc3_gadget_ep_set_wedge
,
1325 static const struct usb_ep_ops dwc3_gadget_ep_ops
= {
1326 .enable
= dwc3_gadget_ep_enable
,
1327 .disable
= dwc3_gadget_ep_disable
,
1328 .alloc_request
= dwc3_gadget_ep_alloc_request
,
1329 .free_request
= dwc3_gadget_ep_free_request
,
1330 .queue
= dwc3_gadget_ep_queue
,
1331 .dequeue
= dwc3_gadget_ep_dequeue
,
1332 .set_halt
= dwc3_gadget_ep_set_halt
,
1333 .set_wedge
= dwc3_gadget_ep_set_wedge
,
1336 /* -------------------------------------------------------------------------- */
1338 static int dwc3_gadget_get_frame(struct usb_gadget
*g
)
1340 struct dwc3
*dwc
= gadget_to_dwc(g
);
1343 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
1344 return DWC3_DSTS_SOFFN(reg
);
1347 static int dwc3_gadget_wakeup(struct usb_gadget
*g
)
1349 struct dwc3
*dwc
= gadget_to_dwc(g
);
1351 unsigned long timeout
;
1352 unsigned long flags
;
1361 spin_lock_irqsave(&dwc
->lock
, flags
);
1364 * According to the Databook Remote wakeup request should
1365 * be issued only when the device is in early suspend state.
1367 * We can check that via USB Link State bits in DSTS register.
1369 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
1371 speed
= reg
& DWC3_DSTS_CONNECTSPD
;
1372 if (speed
== DWC3_DSTS_SUPERSPEED
) {
1373 dev_dbg(dwc
->dev
, "no wakeup on SuperSpeed\n");
1378 link_state
= DWC3_DSTS_USBLNKST(reg
);
1380 switch (link_state
) {
1381 case DWC3_LINK_STATE_RX_DET
: /* in HS, means Early Suspend */
1382 case DWC3_LINK_STATE_U3
: /* in HS, means SUSPEND */
1385 dev_dbg(dwc
->dev
, "can't wakeup from link state %d\n",
1391 ret
= dwc3_gadget_set_link_state(dwc
, DWC3_LINK_STATE_RECOV
);
1393 dev_err(dwc
->dev
, "failed to put link in Recovery\n");
1397 /* Recent versions do this automatically */
1398 if (dwc
->revision
< DWC3_REVISION_194A
) {
1399 /* write zeroes to Link Change Request */
1400 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
1401 reg
&= ~DWC3_DCTL_ULSTCHNGREQ_MASK
;
1402 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
1405 /* poll until Link State changes to ON */
1406 timeout
= jiffies
+ msecs_to_jiffies(100);
1408 while (!time_after(jiffies
, timeout
)) {
1409 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
1411 /* in HS, means ON */
1412 if (DWC3_DSTS_USBLNKST(reg
) == DWC3_LINK_STATE_U0
)
1416 if (DWC3_DSTS_USBLNKST(reg
) != DWC3_LINK_STATE_U0
) {
1417 dev_err(dwc
->dev
, "failed to send remote wakeup\n");
1422 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1427 static int dwc3_gadget_set_selfpowered(struct usb_gadget
*g
,
1430 struct dwc3
*dwc
= gadget_to_dwc(g
);
1431 unsigned long flags
;
1433 spin_lock_irqsave(&dwc
->lock
, flags
);
1434 dwc
->is_selfpowered
= !!is_selfpowered
;
1435 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1440 static int dwc3_gadget_run_stop(struct dwc3
*dwc
, int is_on
)
1445 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
1447 if (dwc
->revision
<= DWC3_REVISION_187A
) {
1448 reg
&= ~DWC3_DCTL_TRGTULST_MASK
;
1449 reg
|= DWC3_DCTL_TRGTULST_RX_DET
;
1452 if (dwc
->revision
>= DWC3_REVISION_194A
)
1453 reg
&= ~DWC3_DCTL_KEEP_CONNECT
;
1454 reg
|= DWC3_DCTL_RUN_STOP
;
1455 dwc
->pullups_connected
= true;
1457 reg
&= ~DWC3_DCTL_RUN_STOP
;
1458 dwc
->pullups_connected
= false;
1461 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
1464 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
1466 if (!(reg
& DWC3_DSTS_DEVCTRLHLT
))
1469 if (reg
& DWC3_DSTS_DEVCTRLHLT
)
1478 dev_vdbg(dwc
->dev
, "gadget %s data soft-%s\n",
1480 ? dwc
->gadget_driver
->function
: "no-function",
1481 is_on
? "connect" : "disconnect");
1486 static int dwc3_gadget_pullup(struct usb_gadget
*g
, int is_on
)
1488 struct dwc3
*dwc
= gadget_to_dwc(g
);
1489 unsigned long flags
;
1494 spin_lock_irqsave(&dwc
->lock
, flags
);
1495 ret
= dwc3_gadget_run_stop(dwc
, is_on
);
1496 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1501 static void dwc3_gadget_enable_irq(struct dwc3
*dwc
)
1505 /* Enable all but Start and End of Frame IRQs */
1506 reg
= (DWC3_DEVTEN_VNDRDEVTSTRCVEDEN
|
1507 DWC3_DEVTEN_EVNTOVERFLOWEN
|
1508 DWC3_DEVTEN_CMDCMPLTEN
|
1509 DWC3_DEVTEN_ERRTICERREN
|
1510 DWC3_DEVTEN_WKUPEVTEN
|
1511 DWC3_DEVTEN_ULSTCNGEN
|
1512 DWC3_DEVTEN_CONNECTDONEEN
|
1513 DWC3_DEVTEN_USBRSTEN
|
1514 DWC3_DEVTEN_DISCONNEVTEN
);
1516 dwc3_writel(dwc
->regs
, DWC3_DEVTEN
, reg
);
1519 static void dwc3_gadget_disable_irq(struct dwc3
*dwc
)
1521 /* mask all interrupts */
1522 dwc3_writel(dwc
->regs
, DWC3_DEVTEN
, 0x00);
1525 static irqreturn_t
dwc3_interrupt(int irq
, void *_dwc
);
1526 static irqreturn_t
dwc3_thread_interrupt(int irq
, void *_dwc
);
1528 static int dwc3_gadget_start(struct usb_gadget
*g
,
1529 struct usb_gadget_driver
*driver
)
1531 struct dwc3
*dwc
= gadget_to_dwc(g
);
1532 struct dwc3_ep
*dep
;
1533 unsigned long flags
;
1538 irq
= platform_get_irq(to_platform_device(dwc
->dev
), 0);
1539 ret
= request_threaded_irq(irq
, dwc3_interrupt
, dwc3_thread_interrupt
,
1540 IRQF_SHARED
| IRQF_ONESHOT
, "dwc3", dwc
);
1542 dev_err(dwc
->dev
, "failed to request irq #%d --> %d\n",
1547 spin_lock_irqsave(&dwc
->lock
, flags
);
1549 if (dwc
->gadget_driver
) {
1550 dev_err(dwc
->dev
, "%s is already bound to %s\n",
1552 dwc
->gadget_driver
->driver
.name
);
1557 dwc
->gadget_driver
= driver
;
1559 reg
= dwc3_readl(dwc
->regs
, DWC3_DCFG
);
1560 reg
&= ~(DWC3_DCFG_SPEED_MASK
);
1563 * WORKAROUND: DWC3 revision < 2.20a have an issue
1564 * which would cause metastability state on Run/Stop
1565 * bit if we try to force the IP to USB2-only mode.
1567 * Because of that, we cannot configure the IP to any
1568 * speed other than the SuperSpeed
1572 * STAR#9000525659: Clock Domain Crossing on DCTL in
1575 if (dwc
->revision
< DWC3_REVISION_220A
)
1576 reg
|= DWC3_DCFG_SUPERSPEED
;
1578 reg
|= dwc
->maximum_speed
;
1579 dwc3_writel(dwc
->regs
, DWC3_DCFG
, reg
);
1581 dwc
->start_config_issued
= false;
1583 /* Start with SuperSpeed Default */
1584 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(512);
1587 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, false);
1589 dev_err(dwc
->dev
, "failed to enable %s\n", dep
->name
);
1594 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, false);
1596 dev_err(dwc
->dev
, "failed to enable %s\n", dep
->name
);
1600 /* begin to receive SETUP packets */
1601 dwc
->ep0state
= EP0_SETUP_PHASE
;
1602 dwc3_ep0_out_start(dwc
);
1604 dwc3_gadget_enable_irq(dwc
);
1606 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1611 __dwc3_gadget_ep_disable(dwc
->eps
[0]);
1614 dwc
->gadget_driver
= NULL
;
1617 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1625 static int dwc3_gadget_stop(struct usb_gadget
*g
,
1626 struct usb_gadget_driver
*driver
)
1628 struct dwc3
*dwc
= gadget_to_dwc(g
);
1629 unsigned long flags
;
1632 spin_lock_irqsave(&dwc
->lock
, flags
);
1634 dwc3_gadget_disable_irq(dwc
);
1635 __dwc3_gadget_ep_disable(dwc
->eps
[0]);
1636 __dwc3_gadget_ep_disable(dwc
->eps
[1]);
1638 dwc
->gadget_driver
= NULL
;
1640 spin_unlock_irqrestore(&dwc
->lock
, flags
);
1642 irq
= platform_get_irq(to_platform_device(dwc
->dev
), 0);
1648 static const struct usb_gadget_ops dwc3_gadget_ops
= {
1649 .get_frame
= dwc3_gadget_get_frame
,
1650 .wakeup
= dwc3_gadget_wakeup
,
1651 .set_selfpowered
= dwc3_gadget_set_selfpowered
,
1652 .pullup
= dwc3_gadget_pullup
,
1653 .udc_start
= dwc3_gadget_start
,
1654 .udc_stop
= dwc3_gadget_stop
,
1657 /* -------------------------------------------------------------------------- */
1659 static int dwc3_gadget_init_hw_endpoints(struct dwc3
*dwc
,
1660 u8 num
, u32 direction
)
1662 struct dwc3_ep
*dep
;
1665 for (i
= 0; i
< num
; i
++) {
1666 u8 epnum
= (i
<< 1) | (!!direction
);
1668 dep
= kzalloc(sizeof(*dep
), GFP_KERNEL
);
1670 dev_err(dwc
->dev
, "can't allocate endpoint %d\n",
1676 dep
->number
= epnum
;
1677 dwc
->eps
[epnum
] = dep
;
1679 snprintf(dep
->name
, sizeof(dep
->name
), "ep%d%s", epnum
>> 1,
1680 (epnum
& 1) ? "in" : "out");
1682 dep
->endpoint
.name
= dep
->name
;
1683 dep
->direction
= (epnum
& 1);
1685 if (epnum
== 0 || epnum
== 1) {
1686 dep
->endpoint
.maxpacket
= 512;
1687 dep
->endpoint
.maxburst
= 1;
1688 dep
->endpoint
.ops
= &dwc3_gadget_ep0_ops
;
1690 dwc
->gadget
.ep0
= &dep
->endpoint
;
1694 dep
->endpoint
.maxpacket
= 1024;
1695 dep
->endpoint
.max_streams
= 15;
1696 dep
->endpoint
.ops
= &dwc3_gadget_ep_ops
;
1697 list_add_tail(&dep
->endpoint
.ep_list
,
1698 &dwc
->gadget
.ep_list
);
1700 ret
= dwc3_alloc_trb_pool(dep
);
1705 INIT_LIST_HEAD(&dep
->request_list
);
1706 INIT_LIST_HEAD(&dep
->req_queued
);
1712 static int dwc3_gadget_init_endpoints(struct dwc3
*dwc
)
1716 INIT_LIST_HEAD(&dwc
->gadget
.ep_list
);
1718 ret
= dwc3_gadget_init_hw_endpoints(dwc
, dwc
->num_out_eps
, 0);
1720 dev_vdbg(dwc
->dev
, "failed to allocate OUT endpoints\n");
1724 ret
= dwc3_gadget_init_hw_endpoints(dwc
, dwc
->num_in_eps
, 1);
1726 dev_vdbg(dwc
->dev
, "failed to allocate IN endpoints\n");
1733 static void dwc3_gadget_free_endpoints(struct dwc3
*dwc
)
1735 struct dwc3_ep
*dep
;
1738 for (epnum
= 0; epnum
< DWC3_ENDPOINTS_NUM
; epnum
++) {
1739 dep
= dwc
->eps
[epnum
];
1743 * Physical endpoints 0 and 1 are special; they form the
1744 * bi-directional USB endpoint 0.
1746 * For those two physical endpoints, we don't allocate a TRB
1747 * pool nor do we add them the endpoints list. Due to that, we
1748 * shouldn't do these two operations otherwise we would end up
1749 * with all sorts of bugs when removing dwc3.ko.
1751 if (epnum
!= 0 && epnum
!= 1) {
1752 dwc3_free_trb_pool(dep
);
1753 list_del(&dep
->endpoint
.ep_list
);
1760 /* -------------------------------------------------------------------------- */
1762 static int __dwc3_cleanup_done_trbs(struct dwc3
*dwc
, struct dwc3_ep
*dep
,
1763 struct dwc3_request
*req
, struct dwc3_trb
*trb
,
1764 const struct dwc3_event_depevt
*event
, int status
)
1767 unsigned int s_pkt
= 0;
1768 unsigned int trb_status
;
1770 if ((trb
->ctrl
& DWC3_TRB_CTRL_HWO
) && status
!= -ESHUTDOWN
)
1772 * We continue despite the error. There is not much we
1773 * can do. If we don't clean it up we loop forever. If
1774 * we skip the TRB then it gets overwritten after a
1775 * while since we use them in a ring buffer. A BUG()
1776 * would help. Lets hope that if this occurs, someone
1777 * fixes the root cause instead of looking away :)
1779 dev_err(dwc
->dev
, "%s's TRB (%p) still owned by HW\n",
1781 count
= trb
->size
& DWC3_TRB_SIZE_MASK
;
1783 if (dep
->direction
) {
1785 trb_status
= DWC3_TRB_SIZE_TRBSTS(trb
->size
);
1786 if (trb_status
== DWC3_TRBSTS_MISSED_ISOC
) {
1787 dev_dbg(dwc
->dev
, "incomplete IN transfer %s\n",
1790 * If missed isoc occurred and there is
1791 * no request queued then issue END
1792 * TRANSFER, so that core generates
1793 * next xfernotready and we will issue
1794 * a fresh START TRANSFER.
1795 * If there are still queued request
1796 * then wait, do not issue either END
1797 * or UPDATE TRANSFER, just attach next
1798 * request in request_list during
1799 * giveback.If any future queued request
1800 * is successfully transferred then we
1801 * will issue UPDATE TRANSFER for all
1802 * request in the request_list.
1804 dep
->flags
|= DWC3_EP_MISSED_ISOC
;
1806 dev_err(dwc
->dev
, "incomplete IN transfer %s\n",
1808 status
= -ECONNRESET
;
1811 dep
->flags
&= ~DWC3_EP_MISSED_ISOC
;
1814 if (count
&& (event
->status
& DEPEVT_STATUS_SHORT
))
1820 if ((event
->status
& DEPEVT_STATUS_LST
) &&
1821 (trb
->ctrl
& (DWC3_TRB_CTRL_LST
|
1822 DWC3_TRB_CTRL_HWO
)))
1824 if ((event
->status
& DEPEVT_STATUS_IOC
) &&
1825 (trb
->ctrl
& DWC3_TRB_CTRL_IOC
))
1830 static int dwc3_cleanup_done_reqs(struct dwc3
*dwc
, struct dwc3_ep
*dep
,
1831 const struct dwc3_event_depevt
*event
, int status
)
1833 struct dwc3_request
*req
;
1834 struct dwc3_trb
*trb
;
1841 req
= next_request(&dep
->req_queued
);
1848 slot
= req
->start_slot
+ i
;
1849 if ((slot
== DWC3_TRB_NUM
- 1) &&
1850 usb_endpoint_xfer_isoc(dep
->endpoint
.desc
))
1852 slot
%= DWC3_TRB_NUM
;
1853 trb
= &dep
->trb_pool
[slot
];
1854 count
+= trb
->size
& DWC3_TRB_SIZE_MASK
;
1857 ret
= __dwc3_cleanup_done_trbs(dwc
, dep
, req
, trb
,
1861 }while (++i
< req
->request
.num_mapped_sgs
);
1864 * We assume here we will always receive the entire data block
1865 * which we should receive. Meaning, if we program RX to
1866 * receive 4K but we receive only 2K, we assume that's all we
1867 * should receive and we simply bounce the request back to the
1868 * gadget driver for further processing.
1870 req
->request
.actual
+= req
->request
.length
- count
;
1871 dwc3_gadget_giveback(dep
, req
, status
);
1877 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
) &&
1878 list_empty(&dep
->req_queued
)) {
1879 if (list_empty(&dep
->request_list
)) {
1881 * If there is no entry in request list then do
1882 * not issue END TRANSFER now. Just set PENDING
1883 * flag, so that END TRANSFER is issued when an
1884 * entry is added into request list.
1886 dep
->flags
= DWC3_EP_PENDING_REQUEST
;
1888 dwc3_stop_active_transfer(dwc
, dep
->number
);
1889 dep
->flags
= DWC3_EP_ENABLED
;
1894 if ((event
->status
& DEPEVT_STATUS_IOC
) &&
1895 (trb
->ctrl
& DWC3_TRB_CTRL_IOC
))
1900 static void dwc3_endpoint_transfer_complete(struct dwc3
*dwc
,
1901 struct dwc3_ep
*dep
, const struct dwc3_event_depevt
*event
,
1904 unsigned status
= 0;
1907 if (event
->status
& DEPEVT_STATUS_BUSERR
)
1908 status
= -ECONNRESET
;
1910 clean_busy
= dwc3_cleanup_done_reqs(dwc
, dep
, event
, status
);
1912 dep
->flags
&= ~DWC3_EP_BUSY
;
1915 * WORKAROUND: This is the 2nd half of U1/U2 -> U0 workaround.
1916 * See dwc3_gadget_linksts_change_interrupt() for 1st half.
1918 if (dwc
->revision
< DWC3_REVISION_183A
) {
1922 for (i
= 0; i
< DWC3_ENDPOINTS_NUM
; i
++) {
1925 if (!(dep
->flags
& DWC3_EP_ENABLED
))
1928 if (!list_empty(&dep
->req_queued
))
1932 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
1934 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
1940 static void dwc3_endpoint_interrupt(struct dwc3
*dwc
,
1941 const struct dwc3_event_depevt
*event
)
1943 struct dwc3_ep
*dep
;
1944 u8 epnum
= event
->endpoint_number
;
1946 dep
= dwc
->eps
[epnum
];
1948 if (!(dep
->flags
& DWC3_EP_ENABLED
))
1951 dev_vdbg(dwc
->dev
, "%s: %s\n", dep
->name
,
1952 dwc3_ep_event_string(event
->endpoint_event
));
1954 if (epnum
== 0 || epnum
== 1) {
1955 dwc3_ep0_interrupt(dwc
, event
);
1959 switch (event
->endpoint_event
) {
1960 case DWC3_DEPEVT_XFERCOMPLETE
:
1961 dep
->resource_index
= 0;
1963 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
1964 dev_dbg(dwc
->dev
, "%s is an Isochronous endpoint\n",
1969 dwc3_endpoint_transfer_complete(dwc
, dep
, event
, 1);
1971 case DWC3_DEPEVT_XFERINPROGRESS
:
1972 if (!usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
1973 dev_dbg(dwc
->dev
, "%s is not an Isochronous endpoint\n",
1978 dwc3_endpoint_transfer_complete(dwc
, dep
, event
, 0);
1980 case DWC3_DEPEVT_XFERNOTREADY
:
1981 if (usb_endpoint_xfer_isoc(dep
->endpoint
.desc
)) {
1982 dwc3_gadget_start_isoc(dwc
, dep
, event
);
1986 dev_vdbg(dwc
->dev
, "%s: reason %s\n",
1987 dep
->name
, event
->status
&
1988 DEPEVT_STATUS_TRANSFER_ACTIVE
1990 : "Transfer Not Active");
1992 ret
= __dwc3_gadget_kick_transfer(dep
, 0, 1);
1993 if (!ret
|| ret
== -EBUSY
)
1996 dev_dbg(dwc
->dev
, "%s: failed to kick transfers\n",
2001 case DWC3_DEPEVT_STREAMEVT
:
2002 if (!usb_endpoint_xfer_bulk(dep
->endpoint
.desc
)) {
2003 dev_err(dwc
->dev
, "Stream event for non-Bulk %s\n",
2008 switch (event
->status
) {
2009 case DEPEVT_STREAMEVT_FOUND
:
2010 dev_vdbg(dwc
->dev
, "Stream %d found and started\n",
2014 case DEPEVT_STREAMEVT_NOTFOUND
:
2017 dev_dbg(dwc
->dev
, "Couldn't find suitable stream\n");
2020 case DWC3_DEPEVT_RXTXFIFOEVT
:
2021 dev_dbg(dwc
->dev
, "%s FIFO Overrun\n", dep
->name
);
2023 case DWC3_DEPEVT_EPCMDCMPLT
:
2024 dev_vdbg(dwc
->dev
, "Endpoint Command Complete\n");
2029 static void dwc3_disconnect_gadget(struct dwc3
*dwc
)
2031 if (dwc
->gadget_driver
&& dwc
->gadget_driver
->disconnect
) {
2032 spin_unlock(&dwc
->lock
);
2033 dwc
->gadget_driver
->disconnect(&dwc
->gadget
);
2034 spin_lock(&dwc
->lock
);
2038 static void dwc3_stop_active_transfer(struct dwc3
*dwc
, u32 epnum
)
2040 struct dwc3_ep
*dep
;
2041 struct dwc3_gadget_ep_cmd_params params
;
2045 dep
= dwc
->eps
[epnum
];
2047 if (!dep
->resource_index
)
2051 * NOTICE: We are violating what the Databook says about the
2052 * EndTransfer command. Ideally we would _always_ wait for the
2053 * EndTransfer Command Completion IRQ, but that's causing too
2054 * much trouble synchronizing between us and gadget driver.
2056 * We have discussed this with the IP Provider and it was
2057 * suggested to giveback all requests here, but give HW some
2058 * extra time to synchronize with the interconnect. We're using
2059 * an arbitraty 100us delay for that.
2061 * Note also that a similar handling was tested by Synopsys
2062 * (thanks a lot Paul) and nothing bad has come out of it.
2063 * In short, what we're doing is:
2065 * - Issue EndTransfer WITH CMDIOC bit set
2069 cmd
= DWC3_DEPCMD_ENDTRANSFER
;
2070 cmd
|= DWC3_DEPCMD_HIPRI_FORCERM
| DWC3_DEPCMD_CMDIOC
;
2071 cmd
|= DWC3_DEPCMD_PARAM(dep
->resource_index
);
2072 memset(¶ms
, 0, sizeof(params
));
2073 ret
= dwc3_send_gadget_ep_cmd(dwc
, dep
->number
, cmd
, ¶ms
);
2075 dep
->resource_index
= 0;
2076 dep
->flags
&= ~DWC3_EP_BUSY
;
2080 static void dwc3_stop_active_transfers(struct dwc3
*dwc
)
2084 for (epnum
= 2; epnum
< DWC3_ENDPOINTS_NUM
; epnum
++) {
2085 struct dwc3_ep
*dep
;
2087 dep
= dwc
->eps
[epnum
];
2091 if (!(dep
->flags
& DWC3_EP_ENABLED
))
2094 dwc3_remove_requests(dwc
, dep
);
2098 static void dwc3_clear_stall_all_ep(struct dwc3
*dwc
)
2102 for (epnum
= 1; epnum
< DWC3_ENDPOINTS_NUM
; epnum
++) {
2103 struct dwc3_ep
*dep
;
2104 struct dwc3_gadget_ep_cmd_params params
;
2107 dep
= dwc
->eps
[epnum
];
2111 if (!(dep
->flags
& DWC3_EP_STALL
))
2114 dep
->flags
&= ~DWC3_EP_STALL
;
2116 memset(¶ms
, 0, sizeof(params
));
2117 ret
= dwc3_send_gadget_ep_cmd(dwc
, dep
->number
,
2118 DWC3_DEPCMD_CLEARSTALL
, ¶ms
);
2123 static void dwc3_gadget_disconnect_interrupt(struct dwc3
*dwc
)
2127 dev_vdbg(dwc
->dev
, "%s\n", __func__
);
2129 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
2130 reg
&= ~DWC3_DCTL_INITU1ENA
;
2131 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
2133 reg
&= ~DWC3_DCTL_INITU2ENA
;
2134 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
2136 dwc3_disconnect_gadget(dwc
);
2137 dwc
->start_config_issued
= false;
2139 dwc
->gadget
.speed
= USB_SPEED_UNKNOWN
;
2140 dwc
->setup_packet_pending
= false;
2143 static void dwc3_gadget_usb3_phy_suspend(struct dwc3
*dwc
, int suspend
)
2147 reg
= dwc3_readl(dwc
->regs
, DWC3_GUSB3PIPECTL(0));
2150 reg
|= DWC3_GUSB3PIPECTL_SUSPHY
;
2152 reg
&= ~DWC3_GUSB3PIPECTL_SUSPHY
;
2154 dwc3_writel(dwc
->regs
, DWC3_GUSB3PIPECTL(0), reg
);
2157 static void dwc3_gadget_usb2_phy_suspend(struct dwc3
*dwc
, int suspend
)
2161 reg
= dwc3_readl(dwc
->regs
, DWC3_GUSB2PHYCFG(0));
2164 reg
|= DWC3_GUSB2PHYCFG_SUSPHY
;
2166 reg
&= ~DWC3_GUSB2PHYCFG_SUSPHY
;
2168 dwc3_writel(dwc
->regs
, DWC3_GUSB2PHYCFG(0), reg
);
2171 static void dwc3_gadget_reset_interrupt(struct dwc3
*dwc
)
2175 dev_vdbg(dwc
->dev
, "%s\n", __func__
);
2178 * WORKAROUND: DWC3 revisions <1.88a have an issue which
2179 * would cause a missing Disconnect Event if there's a
2180 * pending Setup Packet in the FIFO.
2182 * There's no suggested workaround on the official Bug
2183 * report, which states that "unless the driver/application
2184 * is doing any special handling of a disconnect event,
2185 * there is no functional issue".
2187 * Unfortunately, it turns out that we _do_ some special
2188 * handling of a disconnect event, namely complete all
2189 * pending transfers, notify gadget driver of the
2190 * disconnection, and so on.
2192 * Our suggested workaround is to follow the Disconnect
2193 * Event steps here, instead, based on a setup_packet_pending
2194 * flag. Such flag gets set whenever we have a XferNotReady
2195 * event on EP0 and gets cleared on XferComplete for the
2200 * STAR#9000466709: RTL: Device : Disconnect event not
2201 * generated if setup packet pending in FIFO
2203 if (dwc
->revision
< DWC3_REVISION_188A
) {
2204 if (dwc
->setup_packet_pending
)
2205 dwc3_gadget_disconnect_interrupt(dwc
);
2208 /* after reset -> Default State */
2209 usb_gadget_set_state(&dwc
->gadget
, USB_STATE_DEFAULT
);
2211 /* Recent versions support automatic phy suspend and don't need this */
2212 if (dwc
->revision
< DWC3_REVISION_194A
) {
2214 dwc3_gadget_usb2_phy_suspend(dwc
, false);
2215 dwc3_gadget_usb3_phy_suspend(dwc
, false);
2218 if (dwc
->gadget
.speed
!= USB_SPEED_UNKNOWN
)
2219 dwc3_disconnect_gadget(dwc
);
2221 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
2222 reg
&= ~DWC3_DCTL_TSTCTRL_MASK
;
2223 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
2224 dwc
->test_mode
= false;
2226 dwc3_stop_active_transfers(dwc
);
2227 dwc3_clear_stall_all_ep(dwc
);
2228 dwc
->start_config_issued
= false;
2230 /* Reset device address to zero */
2231 reg
= dwc3_readl(dwc
->regs
, DWC3_DCFG
);
2232 reg
&= ~(DWC3_DCFG_DEVADDR_MASK
);
2233 dwc3_writel(dwc
->regs
, DWC3_DCFG
, reg
);
2236 static void dwc3_update_ram_clk_sel(struct dwc3
*dwc
, u32 speed
)
2239 u32 usb30_clock
= DWC3_GCTL_CLK_BUS
;
2242 * We change the clock only at SS but I dunno why I would want to do
2243 * this. Maybe it becomes part of the power saving plan.
2246 if (speed
!= DWC3_DSTS_SUPERSPEED
)
2250 * RAMClkSel is reset to 0 after USB reset, so it must be reprogrammed
2251 * each time on Connect Done.
2256 reg
= dwc3_readl(dwc
->regs
, DWC3_GCTL
);
2257 reg
|= DWC3_GCTL_RAMCLKSEL(usb30_clock
);
2258 dwc3_writel(dwc
->regs
, DWC3_GCTL
, reg
);
2261 static void dwc3_gadget_phy_suspend(struct dwc3
*dwc
, u8 speed
)
2264 case USB_SPEED_SUPER
:
2265 dwc3_gadget_usb2_phy_suspend(dwc
, true);
2267 case USB_SPEED_HIGH
:
2268 case USB_SPEED_FULL
:
2270 dwc3_gadget_usb3_phy_suspend(dwc
, true);
2275 static void dwc3_gadget_conndone_interrupt(struct dwc3
*dwc
)
2277 struct dwc3_ep
*dep
;
2282 dev_vdbg(dwc
->dev
, "%s\n", __func__
);
2284 reg
= dwc3_readl(dwc
->regs
, DWC3_DSTS
);
2285 speed
= reg
& DWC3_DSTS_CONNECTSPD
;
2288 dwc3_update_ram_clk_sel(dwc
, speed
);
2291 case DWC3_DCFG_SUPERSPEED
:
2293 * WORKAROUND: DWC3 revisions <1.90a have an issue which
2294 * would cause a missing USB3 Reset event.
2296 * In such situations, we should force a USB3 Reset
2297 * event by calling our dwc3_gadget_reset_interrupt()
2302 * STAR#9000483510: RTL: SS : USB3 reset event may
2303 * not be generated always when the link enters poll
2305 if (dwc
->revision
< DWC3_REVISION_190A
)
2306 dwc3_gadget_reset_interrupt(dwc
);
2308 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(512);
2309 dwc
->gadget
.ep0
->maxpacket
= 512;
2310 dwc
->gadget
.speed
= USB_SPEED_SUPER
;
2312 case DWC3_DCFG_HIGHSPEED
:
2313 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(64);
2314 dwc
->gadget
.ep0
->maxpacket
= 64;
2315 dwc
->gadget
.speed
= USB_SPEED_HIGH
;
2317 case DWC3_DCFG_FULLSPEED2
:
2318 case DWC3_DCFG_FULLSPEED1
:
2319 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(64);
2320 dwc
->gadget
.ep0
->maxpacket
= 64;
2321 dwc
->gadget
.speed
= USB_SPEED_FULL
;
2323 case DWC3_DCFG_LOWSPEED
:
2324 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(8);
2325 dwc
->gadget
.ep0
->maxpacket
= 8;
2326 dwc
->gadget
.speed
= USB_SPEED_LOW
;
2330 /* Enable USB2 LPM Capability */
2332 if ((dwc
->revision
> DWC3_REVISION_194A
)
2333 && (speed
!= DWC3_DCFG_SUPERSPEED
)) {
2334 reg
= dwc3_readl(dwc
->regs
, DWC3_DCFG
);
2335 reg
|= DWC3_DCFG_LPM_CAP
;
2336 dwc3_writel(dwc
->regs
, DWC3_DCFG
, reg
);
2338 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
2339 reg
&= ~(DWC3_DCTL_HIRD_THRES_MASK
| DWC3_DCTL_L1_HIBER_EN
);
2342 * TODO: This should be configurable. For now using
2343 * maximum allowed HIRD threshold value of 0b1100
2345 reg
|= DWC3_DCTL_HIRD_THRES(12);
2347 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
2350 /* Recent versions support automatic phy suspend and don't need this */
2351 if (dwc
->revision
< DWC3_REVISION_194A
) {
2352 /* Suspend unneeded PHY */
2353 dwc3_gadget_phy_suspend(dwc
, dwc
->gadget
.speed
);
2357 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, true);
2359 dev_err(dwc
->dev
, "failed to enable %s\n", dep
->name
);
2364 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, true);
2366 dev_err(dwc
->dev
, "failed to enable %s\n", dep
->name
);
2371 * Configure PHY via GUSB3PIPECTLn if required.
2373 * Update GTXFIFOSIZn
2375 * In both cases reset values should be sufficient.
2379 static void dwc3_gadget_wakeup_interrupt(struct dwc3
*dwc
)
2381 dev_vdbg(dwc
->dev
, "%s\n", __func__
);
2384 * TODO take core out of low power mode when that's
2388 dwc
->gadget_driver
->resume(&dwc
->gadget
);
2391 static void dwc3_gadget_linksts_change_interrupt(struct dwc3
*dwc
,
2392 unsigned int evtinfo
)
2394 enum dwc3_link_state next
= evtinfo
& DWC3_LINK_STATE_MASK
;
2395 unsigned int pwropt
;
2398 * WORKAROUND: DWC3 < 2.50a have an issue when configured without
2399 * Hibernation mode enabled which would show up when device detects
2400 * host-initiated U3 exit.
2402 * In that case, device will generate a Link State Change Interrupt
2403 * from U3 to RESUME which is only necessary if Hibernation is
2406 * There are no functional changes due to such spurious event and we
2407 * just need to ignore it.
2411 * STAR#9000570034 RTL: SS Resume event generated in non-Hibernation
2414 pwropt
= DWC3_GHWPARAMS1_EN_PWROPT(dwc
->hwparams
.hwparams1
);
2415 if ((dwc
->revision
< DWC3_REVISION_250A
) &&
2416 (pwropt
!= DWC3_GHWPARAMS1_EN_PWROPT_HIB
)) {
2417 if ((dwc
->link_state
== DWC3_LINK_STATE_U3
) &&
2418 (next
== DWC3_LINK_STATE_RESUME
)) {
2419 dev_vdbg(dwc
->dev
, "ignoring transition U3 -> Resume\n");
2425 * WORKAROUND: DWC3 Revisions <1.83a have an issue which, depending
2426 * on the link partner, the USB session might do multiple entry/exit
2427 * of low power states before a transfer takes place.
2429 * Due to this problem, we might experience lower throughput. The
2430 * suggested workaround is to disable DCTL[12:9] bits if we're
2431 * transitioning from U1/U2 to U0 and enable those bits again
2432 * after a transfer completes and there are no pending transfers
2433 * on any of the enabled endpoints.
2435 * This is the first half of that workaround.
2439 * STAR#9000446952: RTL: Device SS : if U1/U2 ->U0 takes >128us
2440 * core send LGO_Ux entering U0
2442 if (dwc
->revision
< DWC3_REVISION_183A
) {
2443 if (next
== DWC3_LINK_STATE_U0
) {
2447 switch (dwc
->link_state
) {
2448 case DWC3_LINK_STATE_U1
:
2449 case DWC3_LINK_STATE_U2
:
2450 reg
= dwc3_readl(dwc
->regs
, DWC3_DCTL
);
2451 u1u2
= reg
& (DWC3_DCTL_INITU2ENA
2452 | DWC3_DCTL_ACCEPTU2ENA
2453 | DWC3_DCTL_INITU1ENA
2454 | DWC3_DCTL_ACCEPTU1ENA
);
2457 dwc
->u1u2
= reg
& u1u2
;
2461 dwc3_writel(dwc
->regs
, DWC3_DCTL
, reg
);
2470 dwc
->link_state
= next
;
2472 dev_vdbg(dwc
->dev
, "%s link %d\n", __func__
, dwc
->link_state
);
2475 static void dwc3_gadget_interrupt(struct dwc3
*dwc
,
2476 const struct dwc3_event_devt
*event
)
2478 switch (event
->type
) {
2479 case DWC3_DEVICE_EVENT_DISCONNECT
:
2480 dwc3_gadget_disconnect_interrupt(dwc
);
2482 case DWC3_DEVICE_EVENT_RESET
:
2483 dwc3_gadget_reset_interrupt(dwc
);
2485 case DWC3_DEVICE_EVENT_CONNECT_DONE
:
2486 dwc3_gadget_conndone_interrupt(dwc
);
2488 case DWC3_DEVICE_EVENT_WAKEUP
:
2489 dwc3_gadget_wakeup_interrupt(dwc
);
2491 case DWC3_DEVICE_EVENT_LINK_STATUS_CHANGE
:
2492 dwc3_gadget_linksts_change_interrupt(dwc
, event
->event_info
);
2494 case DWC3_DEVICE_EVENT_EOPF
:
2495 dev_vdbg(dwc
->dev
, "End of Periodic Frame\n");
2497 case DWC3_DEVICE_EVENT_SOF
:
2498 dev_vdbg(dwc
->dev
, "Start of Periodic Frame\n");
2500 case DWC3_DEVICE_EVENT_ERRATIC_ERROR
:
2501 dev_vdbg(dwc
->dev
, "Erratic Error\n");
2503 case DWC3_DEVICE_EVENT_CMD_CMPL
:
2504 dev_vdbg(dwc
->dev
, "Command Complete\n");
2506 case DWC3_DEVICE_EVENT_OVERFLOW
:
2507 dev_vdbg(dwc
->dev
, "Overflow\n");
2510 dev_dbg(dwc
->dev
, "UNKNOWN IRQ %d\n", event
->type
);
2514 static void dwc3_process_event_entry(struct dwc3
*dwc
,
2515 const union dwc3_event
*event
)
2517 /* Endpoint IRQ, handle it and return early */
2518 if (event
->type
.is_devspec
== 0) {
2520 return dwc3_endpoint_interrupt(dwc
, &event
->depevt
);
2523 switch (event
->type
.type
) {
2524 case DWC3_EVENT_TYPE_DEV
:
2525 dwc3_gadget_interrupt(dwc
, &event
->devt
);
2527 /* REVISIT what to do with Carkit and I2C events ? */
2529 dev_err(dwc
->dev
, "UNKNOWN IRQ type %d\n", event
->raw
);
2533 static irqreturn_t
dwc3_thread_interrupt(int irq
, void *_dwc
)
2535 struct dwc3
*dwc
= _dwc
;
2536 unsigned long flags
;
2537 irqreturn_t ret
= IRQ_NONE
;
2540 spin_lock_irqsave(&dwc
->lock
, flags
);
2542 for (i
= 0; i
< dwc
->num_event_buffers
; i
++) {
2543 struct dwc3_event_buffer
*evt
;
2546 evt
= dwc
->ev_buffs
[i
];
2549 if (!(evt
->flags
& DWC3_EVENT_PENDING
))
2553 union dwc3_event event
;
2555 event
.raw
= *(u32
*) (evt
->buf
+ evt
->lpos
);
2557 dwc3_process_event_entry(dwc
, &event
);
2560 * FIXME we wrap around correctly to the next entry as
2561 * almost all entries are 4 bytes in size. There is one
2562 * entry which has 12 bytes which is a regular entry
2563 * followed by 8 bytes data. ATM I don't know how
2564 * things are organized if we get next to the a
2565 * boundary so I worry about that once we try to handle
2568 evt
->lpos
= (evt
->lpos
+ 4) % DWC3_EVENT_BUFFERS_SIZE
;
2571 dwc3_writel(dwc
->regs
, DWC3_GEVNTCOUNT(i
), 4);
2575 evt
->flags
&= ~DWC3_EVENT_PENDING
;
2579 spin_unlock_irqrestore(&dwc
->lock
, flags
);
2584 static irqreturn_t
dwc3_process_event_buf(struct dwc3
*dwc
, u32 buf
)
2586 struct dwc3_event_buffer
*evt
;
2589 evt
= dwc
->ev_buffs
[buf
];
2591 count
= dwc3_readl(dwc
->regs
, DWC3_GEVNTCOUNT(buf
));
2592 count
&= DWC3_GEVNTCOUNT_MASK
;
2597 evt
->flags
|= DWC3_EVENT_PENDING
;
2599 return IRQ_WAKE_THREAD
;
2602 static irqreturn_t
dwc3_interrupt(int irq
, void *_dwc
)
2604 struct dwc3
*dwc
= _dwc
;
2606 irqreturn_t ret
= IRQ_NONE
;
2608 spin_lock(&dwc
->lock
);
2610 for (i
= 0; i
< dwc
->num_event_buffers
; i
++) {
2613 status
= dwc3_process_event_buf(dwc
, i
);
2614 if (status
== IRQ_WAKE_THREAD
)
2618 spin_unlock(&dwc
->lock
);
2624 * dwc3_gadget_init - Initializes gadget related registers
2625 * @dwc: pointer to our controller context structure
2627 * Returns 0 on success otherwise negative errno.
2629 int dwc3_gadget_init(struct dwc3
*dwc
)
2634 dwc
->ctrl_req
= dma_alloc_coherent(dwc
->dev
, sizeof(*dwc
->ctrl_req
),
2635 &dwc
->ctrl_req_addr
, GFP_KERNEL
);
2636 if (!dwc
->ctrl_req
) {
2637 dev_err(dwc
->dev
, "failed to allocate ctrl request\n");
2642 dwc
->ep0_trb
= dma_alloc_coherent(dwc
->dev
, sizeof(*dwc
->ep0_trb
),
2643 &dwc
->ep0_trb_addr
, GFP_KERNEL
);
2644 if (!dwc
->ep0_trb
) {
2645 dev_err(dwc
->dev
, "failed to allocate ep0 trb\n");
2650 dwc
->setup_buf
= kzalloc(DWC3_EP0_BOUNCE_SIZE
, GFP_KERNEL
);
2651 if (!dwc
->setup_buf
) {
2652 dev_err(dwc
->dev
, "failed to allocate setup buffer\n");
2657 dwc
->ep0_bounce
= dma_alloc_coherent(dwc
->dev
,
2658 DWC3_EP0_BOUNCE_SIZE
, &dwc
->ep0_bounce_addr
,
2660 if (!dwc
->ep0_bounce
) {
2661 dev_err(dwc
->dev
, "failed to allocate ep0 bounce buffer\n");
2666 dwc
->gadget
.ops
= &dwc3_gadget_ops
;
2667 dwc
->gadget
.max_speed
= USB_SPEED_SUPER
;
2668 dwc
->gadget
.speed
= USB_SPEED_UNKNOWN
;
2669 dwc
->gadget
.sg_supported
= true;
2670 dwc
->gadget
.name
= "dwc3-gadget";
2673 * REVISIT: Here we should clear all pending IRQs to be
2674 * sure we're starting from a well known location.
2677 ret
= dwc3_gadget_init_endpoints(dwc
);
2681 reg
= dwc3_readl(dwc
->regs
, DWC3_DCFG
);
2682 reg
|= DWC3_DCFG_LPM_CAP
;
2683 dwc3_writel(dwc
->regs
, DWC3_DCFG
, reg
);
2685 /* Enable USB2 LPM and automatic phy suspend only on recent versions */
2686 if (dwc
->revision
>= DWC3_REVISION_194A
) {
2687 dwc3_gadget_usb2_phy_suspend(dwc
, false);
2688 dwc3_gadget_usb3_phy_suspend(dwc
, false);
2691 ret
= usb_add_gadget_udc(dwc
->dev
, &dwc
->gadget
);
2693 dev_err(dwc
->dev
, "failed to register udc\n");
2700 dwc3_gadget_free_endpoints(dwc
);
2703 dma_free_coherent(dwc
->dev
, DWC3_EP0_BOUNCE_SIZE
,
2704 dwc
->ep0_bounce
, dwc
->ep0_bounce_addr
);
2707 kfree(dwc
->setup_buf
);
2710 dma_free_coherent(dwc
->dev
, sizeof(*dwc
->ep0_trb
),
2711 dwc
->ep0_trb
, dwc
->ep0_trb_addr
);
2714 dma_free_coherent(dwc
->dev
, sizeof(*dwc
->ctrl_req
),
2715 dwc
->ctrl_req
, dwc
->ctrl_req_addr
);
2721 /* -------------------------------------------------------------------------- */
2723 void dwc3_gadget_exit(struct dwc3
*dwc
)
2725 usb_del_gadget_udc(&dwc
->gadget
);
2727 dwc3_gadget_free_endpoints(dwc
);
2729 dma_free_coherent(dwc
->dev
, DWC3_EP0_BOUNCE_SIZE
,
2730 dwc
->ep0_bounce
, dwc
->ep0_bounce_addr
);
2732 kfree(dwc
->setup_buf
);
2734 dma_free_coherent(dwc
->dev
, sizeof(*dwc
->ep0_trb
),
2735 dwc
->ep0_trb
, dwc
->ep0_trb_addr
);
2737 dma_free_coherent(dwc
->dev
, sizeof(*dwc
->ctrl_req
),
2738 dwc
->ctrl_req
, dwc
->ctrl_req_addr
);
2741 int dwc3_gadget_prepare(struct dwc3
*dwc
)
2743 if (dwc
->pullups_connected
)
2744 dwc3_gadget_disable_irq(dwc
);
2749 void dwc3_gadget_complete(struct dwc3
*dwc
)
2751 if (dwc
->pullups_connected
) {
2752 dwc3_gadget_enable_irq(dwc
);
2753 dwc3_gadget_run_stop(dwc
, true);
2757 int dwc3_gadget_suspend(struct dwc3
*dwc
)
2759 __dwc3_gadget_ep_disable(dwc
->eps
[0]);
2760 __dwc3_gadget_ep_disable(dwc
->eps
[1]);
2762 dwc
->dcfg
= dwc3_readl(dwc
->regs
, DWC3_DCFG
);
2767 int dwc3_gadget_resume(struct dwc3
*dwc
)
2769 struct dwc3_ep
*dep
;
2772 /* Start with SuperSpeed Default */
2773 dwc3_gadget_ep0_desc
.wMaxPacketSize
= cpu_to_le16(512);
2776 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, false);
2781 ret
= __dwc3_gadget_ep_enable(dep
, &dwc3_gadget_ep0_desc
, NULL
, false);
2785 /* begin to receive SETUP packets */
2786 dwc
->ep0state
= EP0_SETUP_PHASE
;
2787 dwc3_ep0_out_start(dwc
);
2789 dwc3_writel(dwc
->regs
, DWC3_DCFG
, dwc
->dcfg
);
2794 __dwc3_gadget_ep_disable(dwc
->eps
[0]);