projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ACPI: Set hotplug _OST support bit to _OSC
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / net / ethernet / marvell / sky2.c
1 /*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
25 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
26
27 #include <linux/crc32.h>
28 #include <linux/kernel.h>
29 #include <linux/module.h>
30 #include <linux/netdevice.h>
31 #include <linux/dma-mapping.h>
32 #include <linux/etherdevice.h>
33 #include <linux/ethtool.h>
34 #include <linux/pci.h>
35 #include <linux/interrupt.h>
36 #include <linux/ip.h>
37 #include <linux/slab.h>
38 #include <net/ip.h>
39 #include <linux/tcp.h>
40 #include <linux/in.h>
41 #include <linux/delay.h>
42 #include <linux/workqueue.h>
43 #include <linux/if_vlan.h>
44 #include <linux/prefetch.h>
45 #include <linux/debugfs.h>
46 #include <linux/mii.h>
47
48 #include <asm/irq.h>
49
50 #include "sky2.h"
51
52 #define DRV_NAME "sky2"
53 #define DRV_VERSION "1.30"
54
55 /*
56 * The Yukon II chipset takes 64 bit command blocks (called list elements)
57 * that are organized into three (receive, transmit, status) different rings
58 * similar to Tigon3.
59 */
60
61 #define RX_LE_SIZE 1024
62 #define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
63 #define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
64 #define RX_DEF_PENDING RX_MAX_PENDING
65
66 /* This is the worst case number of transmit list elements for a single skb:
67 VLAN:GSO + CKSUM + Data + skb_frags * DMA */
68 #define MAX_SKB_TX_LE (2 + (sizeof(dma_addr_t)/sizeof(u32))*(MAX_SKB_FRAGS+1))
69 #define TX_MIN_PENDING (MAX_SKB_TX_LE+1)
70 #define TX_MAX_PENDING 1024
71 #define TX_DEF_PENDING 63
72
73 #define TX_WATCHDOG (5 * HZ)
74 #define NAPI_WEIGHT 64
75 #define PHY_RETRIES 1000
76
77 #define SKY2_EEPROM_MAGIC 0x9955aabb
78
79 #define RING_NEXT(x, s) (((x)+1) & ((s)-1))
80
81 static const u32 default_msg =
82 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
83 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
84 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
85
86 static int debug = -1; /* defaults above */
87 module_param(debug, int, 0);
88 MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
89
90 static int copybreak __read_mostly = 128;
91 module_param(copybreak, int, 0);
92 MODULE_PARM_DESC(copybreak, "Receive copy threshold");
93
94 static int disable_msi = 0;
95 module_param(disable_msi, int, 0);
96 MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
97
98 static int legacy_pme = 0;
99 module_param(legacy_pme, int, 0);
100 MODULE_PARM_DESC(legacy_pme, "Legacy power management");
101
102 static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
103 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
104 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
105 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E01) }, /* SK-9E21M */
106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
108 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
109 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
140 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
141 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
142 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
143 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4381) }, /* 88E8059 */
144 { 0 }
145 };
146
147 MODULE_DEVICE_TABLE(pci, sky2_id_table);
148
149 /* Avoid conditionals by using array */
150 static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
151 static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
152 static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
153
154 static void sky2_set_multicast(struct net_device *dev);
155 static irqreturn_t sky2_intr(int irq, void *dev_id);
156
157 /* Access to PHY via serial interconnect */
158 static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
159 {
160 int i;
161
162 gma_write16(hw, port, GM_SMI_DATA, val);
163 gma_write16(hw, port, GM_SMI_CTRL,
164 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
165
166 for (i = 0; i < PHY_RETRIES; i++) {
167 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
168 if (ctrl == 0xffff)
169 goto io_error;
170
171 if (!(ctrl & GM_SMI_CT_BUSY))
172 return 0;
173
174 udelay(10);
175 }
176
177 dev_warn(&hw->pdev->dev, "%s: phy write timeout\n", hw->dev[port]->name);
178 return -ETIMEDOUT;
179
180 io_error:
181 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
182 return -EIO;
183 }
184
185 static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
186 {
187 int i;
188
189 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
190 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
191
192 for (i = 0; i < PHY_RETRIES; i++) {
193 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
194 if (ctrl == 0xffff)
195 goto io_error;
196
197 if (ctrl & GM_SMI_CT_RD_VAL) {
198 *val = gma_read16(hw, port, GM_SMI_DATA);
199 return 0;
200 }
201
202 udelay(10);
203 }
204
205 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
206 return -ETIMEDOUT;
207 io_error:
208 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
209 return -EIO;
210 }
211
212 static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
213 {
214 u16 v;
215 __gm_phy_read(hw, port, reg, &v);
216 return v;
217 }
218
219
220 static void sky2_power_on(struct sky2_hw *hw)
221 {
222 /* switch power to VCC (WA for VAUX problem) */
223 sky2_write8(hw, B0_POWER_CTRL,
224 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
225
226 /* disable Core Clock Division, */
227 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
228
229 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1)
230 /* enable bits are inverted */
231 sky2_write8(hw, B2_Y2_CLK_GATE,
232 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
233 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
234 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
235 else
236 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
237
238 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
239 u32 reg;
240
241 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
242
243 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
244 /* set all bits to 0 except bits 15..12 and 8 */
245 reg &= P_ASPM_CONTROL_MSK;
246 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
247
248 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
249 /* set all bits to 0 except bits 28 & 27 */
250 reg &= P_CTL_TIM_VMAIN_AV_MSK;
251 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
252
253 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
254
255 sky2_write16(hw, B0_CTST, Y2_HW_WOL_ON);
256
257 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
258 reg = sky2_read32(hw, B2_GP_IO);
259 reg |= GLB_GPIO_STAT_RACE_DIS;
260 sky2_write32(hw, B2_GP_IO, reg);
261
262 sky2_read32(hw, B2_GP_IO);
263 }
264
265 /* Turn on "driver loaded" LED */
266 sky2_write16(hw, B0_CTST, Y2_LED_STAT_ON);
267 }
268
269 static void sky2_power_aux(struct sky2_hw *hw)
270 {
271 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1)
272 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
273 else
274 /* enable bits are inverted */
275 sky2_write8(hw, B2_Y2_CLK_GATE,
276 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
277 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
278 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
279
280 /* switch power to VAUX if supported and PME from D3cold */
281 if ( (sky2_read32(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
282 pci_pme_capable(hw->pdev, PCI_D3cold))
283 sky2_write8(hw, B0_POWER_CTRL,
284 (PC_VAUX_ENA | PC_VCC_ENA |
285 PC_VAUX_ON | PC_VCC_OFF));
286
287 /* turn off "driver loaded LED" */
288 sky2_write16(hw, B0_CTST, Y2_LED_STAT_OFF);
289 }
290
291 static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
292 {
293 u16 reg;
294
295 /* disable all GMAC IRQ's */
296 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
297
298 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
299 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
300 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
301 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
302
303 reg = gma_read16(hw, port, GM_RX_CTRL);
304 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
305 gma_write16(hw, port, GM_RX_CTRL, reg);
306 }
307
308 /* flow control to advertise bits */
309 static const u16 copper_fc_adv[] = {
310 [FC_NONE] = 0,
311 [FC_TX] = PHY_M_AN_ASP,
312 [FC_RX] = PHY_M_AN_PC,
313 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
314 };
315
316 /* flow control to advertise bits when using 1000BaseX */
317 static const u16 fiber_fc_adv[] = {
318 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
319 [FC_TX] = PHY_M_P_ASYM_MD_X,
320 [FC_RX] = PHY_M_P_SYM_MD_X,
321 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
322 };
323
324 /* flow control to GMA disable bits */
325 static const u16 gm_fc_disable[] = {
326 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
327 [FC_TX] = GM_GPCR_FC_RX_DIS,
328 [FC_RX] = GM_GPCR_FC_TX_DIS,
329 [FC_BOTH] = 0,
330 };
331
332
333 static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
334 {
335 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
336 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
337
338 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
339 !(hw->flags & SKY2_HW_NEWER_PHY)) {
340 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
341
342 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
343 PHY_M_EC_MAC_S_MSK);
344 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
345
346 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
347 if (hw->chip_id == CHIP_ID_YUKON_EC)
348 /* set downshift counter to 3x and enable downshift */
349 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
350 else
351 /* set master & slave downshift counter to 1x */
352 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
353
354 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
355 }
356
357 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
358 if (sky2_is_copper(hw)) {
359 if (!(hw->flags & SKY2_HW_GIGABIT)) {
360 /* enable automatic crossover */
361 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
362
363 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
364 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
365 u16 spec;
366
367 /* Enable Class A driver for FE+ A0 */
368 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
369 spec |= PHY_M_FESC_SEL_CL_A;
370 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
371 }
372 } else {
373 /* disable energy detect */
374 ctrl &= ~PHY_M_PC_EN_DET_MSK;
375
376 /* enable automatic crossover */
377 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
378
379 /* downshift on PHY 88E1112 and 88E1149 is changed */
380 if ( (sky2->flags & SKY2_FLAG_AUTO_SPEED) &&
381 (hw->flags & SKY2_HW_NEWER_PHY)) {
382 /* set downshift counter to 3x and enable downshift */
383 ctrl &= ~PHY_M_PC_DSC_MSK;
384 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
385 }
386 }
387 } else {
388 /* workaround for deviation #4.88 (CRC errors) */
389 /* disable Automatic Crossover */
390
391 ctrl &= ~PHY_M_PC_MDIX_MSK;
392 }
393
394 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
395
396 /* special setup for PHY 88E1112 Fiber */
397 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
398 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
399
400 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
401 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
402 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
403 ctrl &= ~PHY_M_MAC_MD_MSK;
404 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
405 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
406
407 if (hw->pmd_type == 'P') {
408 /* select page 1 to access Fiber registers */
409 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
410
411 /* for SFP-module set SIGDET polarity to low */
412 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
413 ctrl |= PHY_M_FIB_SIGD_POL;
414 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
415 }
416
417 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
418 }
419
420 ctrl = PHY_CT_RESET;
421 ct1000 = 0;
422 adv = PHY_AN_CSMA;
423 reg = 0;
424
425 if (sky2->flags & SKY2_FLAG_AUTO_SPEED) {
426 if (sky2_is_copper(hw)) {
427 if (sky2->advertising & ADVERTISED_1000baseT_Full)
428 ct1000 |= PHY_M_1000C_AFD;
429 if (sky2->advertising & ADVERTISED_1000baseT_Half)
430 ct1000 |= PHY_M_1000C_AHD;
431 if (sky2->advertising & ADVERTISED_100baseT_Full)
432 adv |= PHY_M_AN_100_FD;
433 if (sky2->advertising & ADVERTISED_100baseT_Half)
434 adv |= PHY_M_AN_100_HD;
435 if (sky2->advertising & ADVERTISED_10baseT_Full)
436 adv |= PHY_M_AN_10_FD;
437 if (sky2->advertising & ADVERTISED_10baseT_Half)
438 adv |= PHY_M_AN_10_HD;
439
440 } else { /* special defines for FIBER (88E1040S only) */
441 if (sky2->advertising & ADVERTISED_1000baseT_Full)
442 adv |= PHY_M_AN_1000X_AFD;
443 if (sky2->advertising & ADVERTISED_1000baseT_Half)
444 adv |= PHY_M_AN_1000X_AHD;
445 }
446
447 /* Restart Auto-negotiation */
448 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
449 } else {
450 /* forced speed/duplex settings */
451 ct1000 = PHY_M_1000C_MSE;
452
453 /* Disable auto update for duplex flow control and duplex */
454 reg |= GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_SPD_DIS;
455
456 switch (sky2->speed) {
457 case SPEED_1000:
458 ctrl |= PHY_CT_SP1000;
459 reg |= GM_GPCR_SPEED_1000;
460 break;
461 case SPEED_100:
462 ctrl |= PHY_CT_SP100;
463 reg |= GM_GPCR_SPEED_100;
464 break;
465 }
466
467 if (sky2->duplex == DUPLEX_FULL) {
468 reg |= GM_GPCR_DUP_FULL;
469 ctrl |= PHY_CT_DUP_MD;
470 } else if (sky2->speed < SPEED_1000)
471 sky2->flow_mode = FC_NONE;
472 }
473
474 if (sky2->flags & SKY2_FLAG_AUTO_PAUSE) {
475 if (sky2_is_copper(hw))
476 adv |= copper_fc_adv[sky2->flow_mode];
477 else
478 adv |= fiber_fc_adv[sky2->flow_mode];
479 } else {
480 reg |= GM_GPCR_AU_FCT_DIS;
481 reg |= gm_fc_disable[sky2->flow_mode];
482
483 /* Forward pause packets to GMAC? */
484 if (sky2->flow_mode & FC_RX)
485 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
486 else
487 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
488 }
489
490 gma_write16(hw, port, GM_GP_CTRL, reg);
491
492 if (hw->flags & SKY2_HW_GIGABIT)
493 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
494
495 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
496 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
497
498 /* Setup Phy LED's */
499 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
500 ledover = 0;
501
502 switch (hw->chip_id) {
503 case CHIP_ID_YUKON_FE:
504 /* on 88E3082 these bits are at 11..9 (shifted left) */
505 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
506
507 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
508
509 /* delete ACT LED control bits */
510 ctrl &= ~PHY_M_FELP_LED1_MSK;
511 /* change ACT LED control to blink mode */
512 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
513 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
514 break;
515
516 case CHIP_ID_YUKON_FE_P:
517 /* Enable Link Partner Next Page */
518 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
519 ctrl |= PHY_M_PC_ENA_LIP_NP;
520
521 /* disable Energy Detect and enable scrambler */
522 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
523 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
524
525 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
526 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
527 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
528 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
529
530 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
531 break;
532
533 case CHIP_ID_YUKON_XL:
534 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
535
536 /* select page 3 to access LED control register */
537 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
538
539 /* set LED Function Control register */
540 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
541 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
542 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
543 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
544 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
545
546 /* set Polarity Control register */
547 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
548 (PHY_M_POLC_LS1_P_MIX(4) |
549 PHY_M_POLC_IS0_P_MIX(4) |
550 PHY_M_POLC_LOS_CTRL(2) |
551 PHY_M_POLC_INIT_CTRL(2) |
552 PHY_M_POLC_STA1_CTRL(2) |
553 PHY_M_POLC_STA0_CTRL(2)));
554
555 /* restore page register */
556 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
557 break;
558
559 case CHIP_ID_YUKON_EC_U:
560 case CHIP_ID_YUKON_EX:
561 case CHIP_ID_YUKON_SUPR:
562 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
563
564 /* select page 3 to access LED control register */
565 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
566
567 /* set LED Function Control register */
568 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
569 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
570 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
571 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
572 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
573
574 /* set Blink Rate in LED Timer Control Register */
575 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
576 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
577 /* restore page register */
578 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
579 break;
580
581 default:
582 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
583 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
584
585 /* turn off the Rx LED (LED_RX) */
586 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
587 }
588
589 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
590 /* apply fixes in PHY AFE */
591 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
592
593 /* increase differential signal amplitude in 10BASE-T */
594 gm_phy_write(hw, port, 0x18, 0xaa99);
595 gm_phy_write(hw, port, 0x17, 0x2011);
596
597 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
598 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
599 gm_phy_write(hw, port, 0x18, 0xa204);
600 gm_phy_write(hw, port, 0x17, 0x2002);
601 }
602
603 /* set page register to 0 */
604 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
605 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
606 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
607 /* apply workaround for integrated resistors calibration */
608 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
609 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
610 } else if (hw->chip_id == CHIP_ID_YUKON_OPT && hw->chip_rev == 0) {
611 /* apply fixes in PHY AFE */
612 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00ff);
613
614 /* apply RDAC termination workaround */
615 gm_phy_write(hw, port, 24, 0x2800);
616 gm_phy_write(hw, port, 23, 0x2001);
617
618 /* set page register back to 0 */
619 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
620 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
621 hw->chip_id < CHIP_ID_YUKON_SUPR) {
622 /* no effect on Yukon-XL */
623 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
624
625 if (!(sky2->flags & SKY2_FLAG_AUTO_SPEED) ||
626 sky2->speed == SPEED_100) {
627 /* turn on 100 Mbps LED (LED_LINK100) */
628 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
629 }
630
631 if (ledover)
632 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
633
634 } else if (hw->chip_id == CHIP_ID_YUKON_PRM &&
635 (sky2_read8(hw, B2_MAC_CFG) & 0xf) == 0x7) {
636 int i;
637 /* This a phy register setup workaround copied from vendor driver. */
638 static const struct {
639 u16 reg, val;
640 } eee_afe[] = {
641 { 0x156, 0x58ce },
642 { 0x153, 0x99eb },
643 { 0x141, 0x8064 },
644 /* { 0x155, 0x130b },*/
645 { 0x000, 0x0000 },
646 { 0x151, 0x8433 },
647 { 0x14b, 0x8c44 },
648 { 0x14c, 0x0f90 },
649 { 0x14f, 0x39aa },
650 /* { 0x154, 0x2f39 },*/
651 { 0x14d, 0xba33 },
652 { 0x144, 0x0048 },
653 { 0x152, 0x2010 },
654 /* { 0x158, 0x1223 },*/
655 { 0x140, 0x4444 },
656 { 0x154, 0x2f3b },
657 { 0x158, 0xb203 },
658 { 0x157, 0x2029 },
659 };
660
661 /* Start Workaround for OptimaEEE Rev.Z0 */
662 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00fb);
663
664 gm_phy_write(hw, port, 1, 0x4099);
665 gm_phy_write(hw, port, 3, 0x1120);
666 gm_phy_write(hw, port, 11, 0x113c);
667 gm_phy_write(hw, port, 14, 0x8100);
668 gm_phy_write(hw, port, 15, 0x112a);
669 gm_phy_write(hw, port, 17, 0x1008);
670
671 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00fc);
672 gm_phy_write(hw, port, 1, 0x20b0);
673
674 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0x00ff);
675
676 for (i = 0; i < ARRAY_SIZE(eee_afe); i++) {
677 /* apply AFE settings */
678 gm_phy_write(hw, port, 17, eee_afe[i].val);
679 gm_phy_write(hw, port, 16, eee_afe[i].reg | 1u<<13);
680 }
681
682 /* End Workaround for OptimaEEE */
683 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
684
685 /* Enable 10Base-Te (EEE) */
686 if (hw->chip_id >= CHIP_ID_YUKON_PRM) {
687 reg = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
688 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL,
689 reg | PHY_M_10B_TE_ENABLE);
690 }
691 }
692
693 /* Enable phy interrupt on auto-negotiation complete (or link up) */
694 if (sky2->flags & SKY2_FLAG_AUTO_SPEED)
695 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
696 else
697 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
698 }
699
700 static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
701 static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
702
703 static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
704 {
705 u32 reg1;
706
707 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
708 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
709 reg1 &= ~phy_power[port];
710
711 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > CHIP_REV_YU_XL_A1)
712 reg1 |= coma_mode[port];
713
714 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
715 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
716 sky2_pci_read32(hw, PCI_DEV_REG1);
717
718 if (hw->chip_id == CHIP_ID_YUKON_FE)
719 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
720 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
721 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
722 }
723
724 static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
725 {
726 u32 reg1;
727 u16 ctrl;
728
729 /* release GPHY Control reset */
730 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
731
732 /* release GMAC reset */
733 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
734
735 if (hw->flags & SKY2_HW_NEWER_PHY) {
736 /* select page 2 to access MAC control register */
737 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
738
739 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
740 /* allow GMII Power Down */
741 ctrl &= ~PHY_M_MAC_GMIF_PUP;
742 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
743
744 /* set page register back to 0 */
745 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
746 }
747
748 /* setup General Purpose Control Register */
749 gma_write16(hw, port, GM_GP_CTRL,
750 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 |
751 GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS |
752 GM_GPCR_AU_SPD_DIS);
753
754 if (hw->chip_id != CHIP_ID_YUKON_EC) {
755 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
756 /* select page 2 to access MAC control register */
757 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
758
759 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
760 /* enable Power Down */
761 ctrl |= PHY_M_PC_POW_D_ENA;
762 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
763
764 /* set page register back to 0 */
765 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
766 }
767
768 /* set IEEE compatible Power Down Mode (dev. #4.99) */
769 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
770 }
771
772 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
773 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
774 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
775 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
776 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
777 }
778
779 /* configure IPG according to used link speed */
780 static void sky2_set_ipg(struct sky2_port *sky2)
781 {
782 u16 reg;
783
784 reg = gma_read16(sky2->hw, sky2->port, GM_SERIAL_MODE);
785 reg &= ~GM_SMOD_IPG_MSK;
786 if (sky2->speed > SPEED_100)
787 reg |= IPG_DATA_VAL(IPG_DATA_DEF_1000);
788 else
789 reg |= IPG_DATA_VAL(IPG_DATA_DEF_10_100);
790 gma_write16(sky2->hw, sky2->port, GM_SERIAL_MODE, reg);
791 }
792
793 /* Enable Rx/Tx */
794 static void sky2_enable_rx_tx(struct sky2_port *sky2)
795 {
796 struct sky2_hw *hw = sky2->hw;
797 unsigned port = sky2->port;
798 u16 reg;
799
800 reg = gma_read16(hw, port, GM_GP_CTRL);
801 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
802 gma_write16(hw, port, GM_GP_CTRL, reg);
803 }
804
805 /* Force a renegotiation */
806 static void sky2_phy_reinit(struct sky2_port *sky2)
807 {
808 spin_lock_bh(&sky2->phy_lock);
809 sky2_phy_init(sky2->hw, sky2->port);
810 sky2_enable_rx_tx(sky2);
811 spin_unlock_bh(&sky2->phy_lock);
812 }
813
814 /* Put device in state to listen for Wake On Lan */
815 static void sky2_wol_init(struct sky2_port *sky2)
816 {
817 struct sky2_hw *hw = sky2->hw;
818 unsigned port = sky2->port;
819 enum flow_control save_mode;
820 u16 ctrl;
821
822 /* Bring hardware out of reset */
823 sky2_write16(hw, B0_CTST, CS_RST_CLR);
824 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
825
826 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
827 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
828
829 /* Force to 10/100
830 * sky2_reset will re-enable on resume
831 */
832 save_mode = sky2->flow_mode;
833 ctrl = sky2->advertising;
834
835 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
836 sky2->flow_mode = FC_NONE;
837
838 spin_lock_bh(&sky2->phy_lock);
839 sky2_phy_power_up(hw, port);
840 sky2_phy_init(hw, port);
841 spin_unlock_bh(&sky2->phy_lock);
842
843 sky2->flow_mode = save_mode;
844 sky2->advertising = ctrl;
845
846 /* Set GMAC to no flow control and auto update for speed/duplex */
847 gma_write16(hw, port, GM_GP_CTRL,
848 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
849 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
850
851 /* Set WOL address */
852 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
853 sky2->netdev->dev_addr, ETH_ALEN);
854
855 /* Turn on appropriate WOL control bits */
856 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
857 ctrl = 0;
858 if (sky2->wol & WAKE_PHY)
859 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
860 else
861 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
862
863 if (sky2->wol & WAKE_MAGIC)
864 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
865 else
866 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;
867
868 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
869 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
870
871 /* Disable PiG firmware */
872 sky2_write16(hw, B0_CTST, Y2_HW_WOL_OFF);
873
874 /* Needed by some broken BIOSes, use PCI rather than PCI-e for WOL */
875 if (legacy_pme) {
876 u32 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
877 reg1 |= PCI_Y2_PME_LEGACY;
878 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
879 }
880
881 /* block receiver */
882 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
883 sky2_read32(hw, B0_CTST);
884 }
885
886 static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
887 {
888 struct net_device *dev = hw->dev[port];
889
890 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
891 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
892 hw->chip_id >= CHIP_ID_YUKON_FE_P) {
893 /* Yukon-Extreme B0 and further Extreme devices */
894 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
895 } else if (dev->mtu > ETH_DATA_LEN) {
896 /* set Tx GMAC FIFO Almost Empty Threshold */
897 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
898 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
899
900 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
901 } else
902 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
903 }
904
905 static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
906 {
907 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
908 u16 reg;
909 u32 rx_reg;
910 int i;
911 const u8 *addr = hw->dev[port]->dev_addr;
912
913 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
914 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
915
916 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
917
918 if (hw->chip_id == CHIP_ID_YUKON_XL &&
919 hw->chip_rev == CHIP_REV_YU_XL_A0 &&
920 port == 1) {
921 /* WA DEV_472 -- looks like crossed wires on port 2 */
922 /* clear GMAC 1 Control reset */
923 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
924 do {
925 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
926 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
927 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
928 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
929 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
930 }
931
932 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
933
934 /* Enable Transmit FIFO Underrun */
935 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
936
937 spin_lock_bh(&sky2->phy_lock);
938 sky2_phy_power_up(hw, port);
939 sky2_phy_init(hw, port);
940 spin_unlock_bh(&sky2->phy_lock);
941
942 /* MIB clear */
943 reg = gma_read16(hw, port, GM_PHY_ADDR);
944 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
945
946 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
947 gma_read16(hw, port, i);
948 gma_write16(hw, port, GM_PHY_ADDR, reg);
949
950 /* transmit control */
951 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
952
953 /* receive control reg: unicast + multicast + no FCS */
954 gma_write16(hw, port, GM_RX_CTRL,
955 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
956
957 /* transmit flow control */
958 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
959
960 /* transmit parameter */
961 gma_write16(hw, port, GM_TX_PARAM,
962 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
963 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
964 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
965 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
966
967 /* serial mode register */
968 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
969 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF_1000);
970
971 if (hw->dev[port]->mtu > ETH_DATA_LEN)
972 reg |= GM_SMOD_JUMBO_ENA;
973
974 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
975 hw->chip_rev == CHIP_REV_YU_EC_U_B1)
976 reg |= GM_NEW_FLOW_CTRL;
977
978 gma_write16(hw, port, GM_SERIAL_MODE, reg);
979
980 /* virtual address for data */
981 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
982
983 /* physical address: used for pause frames */
984 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
985
986 /* ignore counter overflows */
987 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
988 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
989 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
990
991 /* Configure Rx MAC FIFO */
992 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
993 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
994 if (hw->chip_id == CHIP_ID_YUKON_EX ||
995 hw->chip_id == CHIP_ID_YUKON_FE_P)
996 rx_reg |= GMF_RX_OVER_ON;
997
998 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
999
1000 if (hw->chip_id == CHIP_ID_YUKON_XL) {
1001 /* Hardware errata - clear flush mask */
1002 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
1003 } else {
1004 /* Flush Rx MAC FIFO on any flow control or error */
1005 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
1006 }
1007
1008 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
1009 reg = RX_GMF_FL_THR_DEF + 1;
1010 /* Another magic mystery workaround from sk98lin */
1011 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
1012 hw->chip_rev == CHIP_REV_YU_FE2_A0)
1013 reg = 0x178;
1014 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
1015
1016 /* Configure Tx MAC FIFO */
1017 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
1018 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
1019
1020 /* On chips without ram buffer, pause is controlled by MAC level */
1021 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
1022 /* Pause threshold is scaled by 8 in bytes */
1023 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
1024 hw->chip_rev == CHIP_REV_YU_FE2_A0)
1025 reg = 1568 / 8;
1026 else
1027 reg = 1024 / 8;
1028 sky2_write16(hw, SK_REG(port, RX_GMF_UP_THR), reg);
1029 sky2_write16(hw, SK_REG(port, RX_GMF_LP_THR), 768 / 8);
1030
1031 sky2_set_tx_stfwd(hw, port);
1032 }
1033
1034 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
1035 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
1036 /* disable dynamic watermark */
1037 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
1038 reg &= ~TX_DYN_WM_ENA;
1039 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
1040 }
1041 }
1042
1043 /* Assign Ram Buffer allocation to queue */
1044 static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
1045 {
1046 u32 end;
1047
1048 /* convert from K bytes to qwords used for hw register */
1049 start *= 1024/8;
1050 space *= 1024/8;
1051 end = start + space - 1;
1052
1053 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
1054 sky2_write32(hw, RB_ADDR(q, RB_START), start);
1055 sky2_write32(hw, RB_ADDR(q, RB_END), end);
1056 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
1057 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
1058
1059 if (q == Q_R1 || q == Q_R2) {
1060 u32 tp = space - space/4;
1061
1062 /* On receive queue's set the thresholds
1063 * give receiver priority when > 3/4 full
1064 * send pause when down to 2K
1065 */
1066 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
1067 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
1068
1069 tp = space - 2048/8;
1070 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
1071 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
1072 } else {
1073 /* Enable store & forward on Tx queue's because
1074 * Tx FIFO is only 1K on Yukon
1075 */
1076 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
1077 }
1078
1079 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
1080 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
1081 }
1082
1083 /* Setup Bus Memory Interface */
1084 static void sky2_qset(struct sky2_hw *hw, u16 q)
1085 {
1086 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
1087 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
1088 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
1089 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
1090 }
1091
1092 /* Setup prefetch unit registers. This is the interface between
1093 * hardware and driver list elements
1094 */
1095 static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
1096 dma_addr_t addr, u32 last)
1097 {
1098 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1099 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
1100 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), upper_32_bits(addr));
1101 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), lower_32_bits(addr));
1102 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
1103 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
1104
1105 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
1106 }
1107
1108 static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2, u16 *slot)
1109 {
1110 struct sky2_tx_le *le = sky2->tx_le + *slot;
1111
1112 *slot = RING_NEXT(*slot, sky2->tx_ring_size);
1113 le->ctrl = 0;
1114 return le;
1115 }
1116
1117 static void tx_init(struct sky2_port *sky2)
1118 {
1119 struct sky2_tx_le *le;
1120
1121 sky2->tx_prod = sky2->tx_cons = 0;
1122 sky2->tx_tcpsum = 0;
1123 sky2->tx_last_mss = 0;
1124 netdev_reset_queue(sky2->netdev);
1125
1126 le = get_tx_le(sky2, &sky2->tx_prod);
1127 le->addr = 0;
1128 le->opcode = OP_ADDR64 | HW_OWNER;
1129 sky2->tx_last_upper = 0;
1130 }
1131
1132 /* Update chip's next pointer */
1133 static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
1134 {
1135 /* Make sure write' to descriptors are complete before we tell hardware */
1136 wmb();
1137 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1138
1139 /* Synchronize I/O on since next processor may write to tail */
1140 mmiowb();
1141 }
1142
1143
1144 static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1145 {
1146 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
1147 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
1148 le->ctrl = 0;
1149 return le;
1150 }
1151
1152 static unsigned sky2_get_rx_threshold(struct sky2_port *sky2)
1153 {
1154 unsigned size;
1155
1156 /* Space needed for frame data + headers rounded up */
1157 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
1158
1159 /* Stopping point for hardware truncation */
1160 return (size - 8) / sizeof(u32);
1161 }
1162
1163 static unsigned sky2_get_rx_data_size(struct sky2_port *sky2)
1164 {
1165 struct rx_ring_info *re;
1166 unsigned size;
1167
1168 /* Space needed for frame data + headers rounded up */
1169 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
1170
1171 sky2->rx_nfrags = size >> PAGE_SHIFT;
1172 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1173
1174 /* Compute residue after pages */
1175 size -= sky2->rx_nfrags << PAGE_SHIFT;
1176
1177 /* Optimize to handle small packets and headers */
1178 if (size < copybreak)
1179 size = copybreak;
1180 if (size < ETH_HLEN)
1181 size = ETH_HLEN;
1182
1183 return size;
1184 }
1185
1186 /* Build description to hardware for one receive segment */
1187 static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1188 dma_addr_t map, unsigned len)
1189 {
1190 struct sky2_rx_le *le;
1191
1192 if (sizeof(dma_addr_t) > sizeof(u32)) {
1193 le = sky2_next_rx(sky2);
1194 le->addr = cpu_to_le32(upper_32_bits(map));
1195 le->opcode = OP_ADDR64 | HW_OWNER;
1196 }
1197
1198 le = sky2_next_rx(sky2);
1199 le->addr = cpu_to_le32(lower_32_bits(map));
1200 le->length = cpu_to_le16(len);
1201 le->opcode = op | HW_OWNER;
1202 }
1203
1204 /* Build description to hardware for one possibly fragmented skb */
1205 static void sky2_rx_submit(struct sky2_port *sky2,
1206 const struct rx_ring_info *re)
1207 {
1208 int i;
1209
1210 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1211
1212 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1213 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1214 }
1215
1216
1217 static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
1218 unsigned size)
1219 {
1220 struct sk_buff *skb = re->skb;
1221 int i;
1222
1223 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
1224 if (pci_dma_mapping_error(pdev, re->data_addr))
1225 goto mapping_error;
1226
1227 dma_unmap_len_set(re, data_size, size);
1228
1229 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1230 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
1231
1232 re->frag_addr[i] = skb_frag_dma_map(&pdev->dev, frag, 0,
1233 skb_frag_size(frag),
1234 DMA_FROM_DEVICE);
1235
1236 if (dma_mapping_error(&pdev->dev, re->frag_addr[i]))
1237 goto map_page_error;
1238 }
1239 return 0;
1240
1241 map_page_error:
1242 while (--i >= 0) {
1243 pci_unmap_page(pdev, re->frag_addr[i],
1244 skb_frag_size(&skb_shinfo(skb)->frags[i]),
1245 PCI_DMA_FROMDEVICE);
1246 }
1247
1248 pci_unmap_single(pdev, re->data_addr, dma_unmap_len(re, data_size),
1249 PCI_DMA_FROMDEVICE);
1250
1251 mapping_error:
1252 if (net_ratelimit())
1253 dev_warn(&pdev->dev, "%s: rx mapping error\n",
1254 skb->dev->name);
1255 return -EIO;
1256 }
1257
1258 static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1259 {
1260 struct sk_buff *skb = re->skb;
1261 int i;
1262
1263 pci_unmap_single(pdev, re->data_addr, dma_unmap_len(re, data_size),
1264 PCI_DMA_FROMDEVICE);
1265
1266 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1267 pci_unmap_page(pdev, re->frag_addr[i],
1268 skb_frag_size(&skb_shinfo(skb)->frags[i]),
1269 PCI_DMA_FROMDEVICE);
1270 }
1271
1272 /* Tell chip where to start receive checksum.
1273 * Actually has two checksums, but set both same to avoid possible byte
1274 * order problems.
1275 */
1276 static void rx_set_checksum(struct sky2_port *sky2)
1277 {
1278 struct sky2_rx_le *le = sky2_next_rx(sky2);
1279
1280 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1281 le->ctrl = 0;
1282 le->opcode = OP_TCPSTART | HW_OWNER;
1283
1284 sky2_write32(sky2->hw,
1285 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1286 (sky2->netdev->features & NETIF_F_RXCSUM)
1287 ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
1288 }
1289
1290 /*
1291 * Fixed initial key as seed to RSS.
1292 */
1293 static const uint32_t rss_init_key[10] = {
1294 0x7c3351da, 0x51c5cf4e, 0x44adbdd1, 0xe8d38d18, 0x48897c43,
1295 0xb1d60e7e, 0x6a3dd760, 0x01a2e453, 0x16f46f13, 0x1a0e7b30
1296 };
1297
1298 /* Enable/disable receive hash calculation (RSS) */
1299 static void rx_set_rss(struct net_device *dev, netdev_features_t features)
1300 {
1301 struct sky2_port *sky2 = netdev_priv(dev);
1302 struct sky2_hw *hw = sky2->hw;
1303 int i, nkeys = 4;
1304
1305 /* Supports IPv6 and other modes */
1306 if (hw->flags & SKY2_HW_NEW_LE) {
1307 nkeys = 10;
1308 sky2_write32(hw, SK_REG(sky2->port, RSS_CFG), HASH_ALL);
1309 }
1310
1311 /* Program RSS initial values */
1312 if (features & NETIF_F_RXHASH) {
1313 for (i = 0; i < nkeys; i++)
1314 sky2_write32(hw, SK_REG(sky2->port, RSS_KEY + i * 4),
1315 rss_init_key[i]);
1316
1317 /* Need to turn on (undocumented) flag to make hashing work */
1318 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T),
1319 RX_STFW_ENA);
1320
1321 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1322 BMU_ENA_RX_RSS_HASH);
1323 } else
1324 sky2_write32(hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1325 BMU_DIS_RX_RSS_HASH);
1326 }
1327
1328 /*
1329 * The RX Stop command will not work for Yukon-2 if the BMU does not
1330 * reach the end of packet and since we can't make sure that we have
1331 * incoming data, we must reset the BMU while it is not doing a DMA
1332 * transfer. Since it is possible that the RX path is still active,
1333 * the RX RAM buffer will be stopped first, so any possible incoming
1334 * data will not trigger a DMA. After the RAM buffer is stopped, the
1335 * BMU is polled until any DMA in progress is ended and only then it
1336 * will be reset.
1337 */
1338 static void sky2_rx_stop(struct sky2_port *sky2)
1339 {
1340 struct sky2_hw *hw = sky2->hw;
1341 unsigned rxq = rxqaddr[sky2->port];
1342 int i;
1343
1344 /* disable the RAM Buffer receive queue */
1345 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1346
1347 for (i = 0; i < 0xffff; i++)
1348 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1349 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1350 goto stopped;
1351
1352 netdev_warn(sky2->netdev, "receiver stop failed\n");
1353 stopped:
1354 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1355
1356 /* reset the Rx prefetch unit */
1357 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1358 mmiowb();
1359 }
1360
1361 /* Clean out receive buffer area, assumes receiver hardware stopped */
1362 static void sky2_rx_clean(struct sky2_port *sky2)
1363 {
1364 unsigned i;
1365
1366 memset(sky2->rx_le, 0, RX_LE_BYTES);
1367 for (i = 0; i < sky2->rx_pending; i++) {
1368 struct rx_ring_info *re = sky2->rx_ring + i;
1369
1370 if (re->skb) {
1371 sky2_rx_unmap_skb(sky2->hw->pdev, re);
1372 kfree_skb(re->skb);
1373 re->skb = NULL;
1374 }
1375 }
1376 }
1377
1378 /* Basic MII support */
1379 static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1380 {
1381 struct mii_ioctl_data *data = if_mii(ifr);
1382 struct sky2_port *sky2 = netdev_priv(dev);
1383 struct sky2_hw *hw = sky2->hw;
1384 int err = -EOPNOTSUPP;
1385
1386 if (!netif_running(dev))
1387 return -ENODEV; /* Phy still in reset */
1388
1389 switch (cmd) {
1390 case SIOCGMIIPHY:
1391 data->phy_id = PHY_ADDR_MARV;
1392
1393 /* fallthru */
1394 case SIOCGMIIREG: {
1395 u16 val = 0;
1396
1397 spin_lock_bh(&sky2->phy_lock);
1398 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
1399 spin_unlock_bh(&sky2->phy_lock);
1400
1401 data->val_out = val;
1402 break;
1403 }
1404
1405 case SIOCSMIIREG:
1406 spin_lock_bh(&sky2->phy_lock);
1407 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1408 data->val_in);
1409 spin_unlock_bh(&sky2->phy_lock);
1410 break;
1411 }
1412 return err;
1413 }
1414
1415 #define SKY2_VLAN_OFFLOADS (NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_TSO)
1416
1417 static void sky2_vlan_mode(struct net_device *dev, netdev_features_t features)
1418 {
1419 struct sky2_port *sky2 = netdev_priv(dev);
1420 struct sky2_hw *hw = sky2->hw;
1421 u16 port = sky2->port;
1422
1423 if (features & NETIF_F_HW_VLAN_RX)
1424 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1425 RX_VLAN_STRIP_ON);
1426 else
1427 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1428 RX_VLAN_STRIP_OFF);
1429
1430 if (features & NETIF_F_HW_VLAN_TX) {
1431 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1432 TX_VLAN_TAG_ON);
1433
1434 dev->vlan_features |= SKY2_VLAN_OFFLOADS;
1435 } else {
1436 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1437 TX_VLAN_TAG_OFF);
1438
1439 /* Can't do transmit offload of vlan without hw vlan */
1440 dev->vlan_features &= ~SKY2_VLAN_OFFLOADS;
1441 }
1442 }
1443
1444 /* Amount of required worst case padding in rx buffer */
1445 static inline unsigned sky2_rx_pad(const struct sky2_hw *hw)
1446 {
1447 return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2;
1448 }
1449
1450 /*
1451 * Allocate an skb for receiving. If the MTU is large enough
1452 * make the skb non-linear with a fragment list of pages.
1453 */
1454 static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2, gfp_t gfp)
1455 {
1456 struct sk_buff *skb;
1457 int i;
1458
1459 skb = __netdev_alloc_skb(sky2->netdev,
1460 sky2->rx_data_size + sky2_rx_pad(sky2->hw),
1461 gfp);
1462 if (!skb)
1463 goto nomem;
1464
1465 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
1466 unsigned char *start;
1467 /*
1468 * Workaround for a bug in FIFO that cause hang
1469 * if the FIFO if the receive buffer is not 64 byte aligned.
1470 * The buffer returned from netdev_alloc_skb is
1471 * aligned except if slab debugging is enabled.
1472 */
1473 start = PTR_ALIGN(skb->data, 8);
1474 skb_reserve(skb, start - skb->data);
1475 } else
1476 skb_reserve(skb, NET_IP_ALIGN);
1477
1478 for (i = 0; i < sky2->rx_nfrags; i++) {
1479 struct page *page = alloc_page(gfp);
1480
1481 if (!page)
1482 goto free_partial;
1483 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
1484 }
1485
1486 return skb;
1487 free_partial:
1488 kfree_skb(skb);
1489 nomem:
1490 return NULL;
1491 }
1492
1493 static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1494 {
1495 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1496 }
1497
1498 static int sky2_alloc_rx_skbs(struct sky2_port *sky2)
1499 {
1500 struct sky2_hw *hw = sky2->hw;
1501 unsigned i;
1502
1503 sky2->rx_data_size = sky2_get_rx_data_size(sky2);
1504
1505 /* Fill Rx ring */
1506 for (i = 0; i < sky2->rx_pending; i++) {
1507 struct rx_ring_info *re = sky2->rx_ring + i;
1508
1509 re->skb = sky2_rx_alloc(sky2, GFP_KERNEL);
1510 if (!re->skb)
1511 return -ENOMEM;
1512
1513 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1514 dev_kfree_skb(re->skb);
1515 re->skb = NULL;
1516 return -ENOMEM;
1517 }
1518 }
1519 return 0;
1520 }
1521
1522 /*
1523 * Setup receiver buffer pool.
1524 * Normal case this ends up creating one list element for skb
1525 * in the receive ring. Worst case if using large MTU and each
1526 * allocation falls on a different 64 bit region, that results
1527 * in 6 list elements per ring entry.
1528 * One element is used for checksum enable/disable, and one
1529 * extra to avoid wrap.
1530 */
1531 static void sky2_rx_start(struct sky2_port *sky2)
1532 {
1533 struct sky2_hw *hw = sky2->hw;
1534 struct rx_ring_info *re;
1535 unsigned rxq = rxqaddr[sky2->port];
1536 unsigned i, thresh;
1537
1538 sky2->rx_put = sky2->rx_next = 0;
1539 sky2_qset(hw, rxq);
1540
1541 /* On PCI express lowering the watermark gives better performance */
1542 if (pci_is_pcie(hw->pdev))
1543 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1544
1545 /* These chips have no ram buffer?
1546 * MAC Rx RAM Read is controlled by hardware */
1547 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
1548 hw->chip_rev > CHIP_REV_YU_EC_U_A0)
1549 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
1550
1551 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1552
1553 if (!(hw->flags & SKY2_HW_NEW_LE))
1554 rx_set_checksum(sky2);
1555
1556 if (!(hw->flags & SKY2_HW_RSS_BROKEN))
1557 rx_set_rss(sky2->netdev, sky2->netdev->features);
1558
1559 /* submit Rx ring */
1560 for (i = 0; i < sky2->rx_pending; i++) {
1561 re = sky2->rx_ring + i;
1562 sky2_rx_submit(sky2, re);
1563 }
1564
1565 /*
1566 * The receiver hangs if it receives frames larger than the
1567 * packet buffer. As a workaround, truncate oversize frames, but
1568 * the register is limited to 9 bits, so if you do frames > 2052
1569 * you better get the MTU right!
1570 */
1571 thresh = sky2_get_rx_threshold(sky2);
1572 if (thresh > 0x1ff)
1573 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1574 else {
1575 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1576 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1577 }
1578
1579 /* Tell chip about available buffers */
1580 sky2_rx_update(sky2, rxq);
1581
1582 if (hw->chip_id == CHIP_ID_YUKON_EX ||
1583 hw->chip_id == CHIP_ID_YUKON_SUPR) {
1584 /*
1585 * Disable flushing of non ASF packets;
1586 * must be done after initializing the BMUs;
1587 * drivers without ASF support should do this too, otherwise
1588 * it may happen that they cannot run on ASF devices;
1589 * remember that the MAC FIFO isn't reset during initialization.
1590 */
1591 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_MACSEC_FLUSH_OFF);
1592 }
1593
1594 if (hw->chip_id >= CHIP_ID_YUKON_SUPR) {
1595 /* Enable RX Home Address & Routing Header checksum fix */
1596 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_FL_CTRL),
1597 RX_IPV6_SA_MOB_ENA | RX_IPV6_DA_MOB_ENA);
1598
1599 /* Enable TX Home Address & Routing Header checksum fix */
1600 sky2_write32(hw, Q_ADDR(txqaddr[sky2->port], Q_TEST),
1601 TBMU_TEST_HOME_ADD_FIX_EN | TBMU_TEST_ROUTING_ADD_FIX_EN);
1602 }
1603 }
1604
1605 static int sky2_alloc_buffers(struct sky2_port *sky2)
1606 {
1607 struct sky2_hw *hw = sky2->hw;
1608
1609 /* must be power of 2 */
1610 sky2->tx_le = pci_alloc_consistent(hw->pdev,
1611 sky2->tx_ring_size *
1612 sizeof(struct sky2_tx_le),
1613 &sky2->tx_le_map);
1614 if (!sky2->tx_le)
1615 goto nomem;
1616
1617 sky2->tx_ring = kcalloc(sky2->tx_ring_size, sizeof(struct tx_ring_info),
1618 GFP_KERNEL);
1619 if (!sky2->tx_ring)
1620 goto nomem;
1621
1622 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1623 &sky2->rx_le_map);
1624 if (!sky2->rx_le)
1625 goto nomem;
1626 memset(sky2->rx_le, 0, RX_LE_BYTES);
1627
1628 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
1629 GFP_KERNEL);
1630 if (!sky2->rx_ring)
1631 goto nomem;
1632
1633 return sky2_alloc_rx_skbs(sky2);
1634 nomem:
1635 return -ENOMEM;
1636 }
1637
1638 static void sky2_free_buffers(struct sky2_port *sky2)
1639 {
1640 struct sky2_hw *hw = sky2->hw;
1641
1642 sky2_rx_clean(sky2);
1643
1644 if (sky2->rx_le) {
1645 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1646 sky2->rx_le, sky2->rx_le_map);
1647 sky2->rx_le = NULL;
1648 }
1649 if (sky2->tx_le) {
1650 pci_free_consistent(hw->pdev,
1651 sky2->tx_ring_size * sizeof(struct sky2_tx_le),
1652 sky2->tx_le, sky2->tx_le_map);
1653 sky2->tx_le = NULL;
1654 }
1655 kfree(sky2->tx_ring);
1656 kfree(sky2->rx_ring);
1657
1658 sky2->tx_ring = NULL;
1659 sky2->rx_ring = NULL;
1660 }
1661
1662 static void sky2_hw_up(struct sky2_port *sky2)
1663 {
1664 struct sky2_hw *hw = sky2->hw;
1665 unsigned port = sky2->port;
1666 u32 ramsize;
1667 int cap;
1668 struct net_device *otherdev = hw->dev[sky2->port^1];
1669
1670 tx_init(sky2);
1671
1672 /*
1673 * On dual port PCI-X card, there is an problem where status
1674 * can be received out of order due to split transactions
1675 */
1676 if (otherdev && netif_running(otherdev) &&
1677 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
1678 u16 cmd;
1679
1680 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
1681 cmd &= ~PCI_X_CMD_MAX_SPLIT;
1682 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1683 }
1684
1685 sky2_mac_init(hw, port);
1686
1687 /* Register is number of 4K blocks on internal RAM buffer. */
1688 ramsize = sky2_read8(hw, B2_E_0) * 4;
1689 if (ramsize > 0) {
1690 u32 rxspace;
1691
1692 netdev_dbg(sky2->netdev, "ram buffer %dK\n", ramsize);
1693 if (ramsize < 16)
1694 rxspace = ramsize / 2;
1695 else
1696 rxspace = 8 + (2*(ramsize - 16))/3;
1697
1698 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1699 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1700
1701 /* Make sure SyncQ is disabled */
1702 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1703 RB_RST_SET);
1704 }
1705
1706 sky2_qset(hw, txqaddr[port]);
1707
1708 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1709 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1710 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1711
1712 /* Set almost empty threshold */
1713 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
1714 hw->chip_rev == CHIP_REV_YU_EC_U_A0)
1715 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
1716
1717 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1718 sky2->tx_ring_size - 1);
1719
1720 sky2_vlan_mode(sky2->netdev, sky2->netdev->features);
1721 netdev_update_features(sky2->netdev);
1722
1723 sky2_rx_start(sky2);
1724 }
1725
1726 /* Setup device IRQ and enable napi to process */
1727 static int sky2_setup_irq(struct sky2_hw *hw, const char *name)
1728 {
1729 struct pci_dev *pdev = hw->pdev;
1730 int err;
1731
1732 err = request_irq(pdev->irq, sky2_intr,
1733 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
1734 name, hw);
1735 if (err)
1736 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
1737 else {
1738 hw->flags |= SKY2_HW_IRQ_SETUP;
1739
1740 napi_enable(&hw->napi);
1741 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
1742 sky2_read32(hw, B0_IMSK);
1743 }
1744
1745 return err;
1746 }
1747
1748
1749 /* Bring up network interface. */
1750 static int sky2_open(struct net_device *dev)
1751 {
1752 struct sky2_port *sky2 = netdev_priv(dev);
1753 struct sky2_hw *hw = sky2->hw;
1754 unsigned port = sky2->port;
1755 u32 imask;
1756 int err;
1757
1758 netif_carrier_off(dev);
1759
1760 err = sky2_alloc_buffers(sky2);
1761 if (err)
1762 goto err_out;
1763
1764 /* With single port, IRQ is setup when device is brought up */
1765 if (hw->ports == 1 && (err = sky2_setup_irq(hw, dev->name)))
1766 goto err_out;
1767
1768 sky2_hw_up(sky2);
1769
1770 /* Enable interrupts from phy/mac for port */
1771 imask = sky2_read32(hw, B0_IMSK);
1772
1773 if (hw->chip_id == CHIP_ID_YUKON_OPT ||
1774 hw->chip_id == CHIP_ID_YUKON_PRM ||
1775 hw->chip_id == CHIP_ID_YUKON_OP_2)
1776 imask |= Y2_IS_PHY_QLNK; /* enable PHY Quick Link */
1777
1778 imask |= portirq_msk[port];
1779 sky2_write32(hw, B0_IMSK, imask);
1780 sky2_read32(hw, B0_IMSK);
1781
1782 netif_info(sky2, ifup, dev, "enabling interface\n");
1783
1784 return 0;
1785
1786 err_out:
1787 sky2_free_buffers(sky2);
1788 return err;
1789 }
1790
1791 /* Modular subtraction in ring */
1792 static inline int tx_inuse(const struct sky2_port *sky2)
1793 {
1794 return (sky2->tx_prod - sky2->tx_cons) & (sky2->tx_ring_size - 1);
1795 }
1796
1797 /* Number of list elements available for next tx */
1798 static inline int tx_avail(const struct sky2_port *sky2)
1799 {
1800 return sky2->tx_pending - tx_inuse(sky2);
1801 }
1802
1803 /* Estimate of number of transmit list elements required */
1804 static unsigned tx_le_req(const struct sk_buff *skb)
1805 {
1806 unsigned count;
1807
1808 count = (skb_shinfo(skb)->nr_frags + 1)
1809 * (sizeof(dma_addr_t) / sizeof(u32));
1810
1811 if (skb_is_gso(skb))
1812 ++count;
1813 else if (sizeof(dma_addr_t) == sizeof(u32))
1814 ++count; /* possible vlan */
1815
1816 if (skb->ip_summed == CHECKSUM_PARTIAL)
1817 ++count;
1818
1819 return count;
1820 }
1821
1822 static void sky2_tx_unmap(struct pci_dev *pdev, struct tx_ring_info *re)
1823 {
1824 if (re->flags & TX_MAP_SINGLE)
1825 pci_unmap_single(pdev, dma_unmap_addr(re, mapaddr),
1826 dma_unmap_len(re, maplen),
1827 PCI_DMA_TODEVICE);
1828 else if (re->flags & TX_MAP_PAGE)
1829 pci_unmap_page(pdev, dma_unmap_addr(re, mapaddr),
1830 dma_unmap_len(re, maplen),
1831 PCI_DMA_TODEVICE);
1832 re->flags = 0;
1833 }
1834
1835 /*
1836 * Put one packet in ring for transmit.
1837 * A single packet can generate multiple list elements, and
1838 * the number of ring elements will probably be less than the number
1839 * of list elements used.
1840 */
1841 static netdev_tx_t sky2_xmit_frame(struct sk_buff *skb,
1842 struct net_device *dev)
1843 {
1844 struct sky2_port *sky2 = netdev_priv(dev);
1845 struct sky2_hw *hw = sky2->hw;
1846 struct sky2_tx_le *le = NULL;
1847 struct tx_ring_info *re;
1848 unsigned i, len;
1849 dma_addr_t mapping;
1850 u32 upper;
1851 u16 slot;
1852 u16 mss;
1853 u8 ctrl;
1854
1855 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1856 return NETDEV_TX_BUSY;
1857
1858 len = skb_headlen(skb);
1859 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
1860
1861 if (pci_dma_mapping_error(hw->pdev, mapping))
1862 goto mapping_error;
1863
1864 slot = sky2->tx_prod;
1865 netif_printk(sky2, tx_queued, KERN_DEBUG, dev,
1866 "tx queued, slot %u, len %d\n", slot, skb->len);
1867
1868 /* Send high bits if needed */
1869 upper = upper_32_bits(mapping);
1870 if (upper != sky2->tx_last_upper) {
1871 le = get_tx_le(sky2, &slot);
1872 le->addr = cpu_to_le32(upper);
1873 sky2->tx_last_upper = upper;
1874 le->opcode = OP_ADDR64 | HW_OWNER;
1875 }
1876
1877 /* Check for TCP Segmentation Offload */
1878 mss = skb_shinfo(skb)->gso_size;
1879 if (mss != 0) {
1880
1881 if (!(hw->flags & SKY2_HW_NEW_LE))
1882 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1883
1884 if (mss != sky2->tx_last_mss) {
1885 le = get_tx_le(sky2, &slot);
1886 le->addr = cpu_to_le32(mss);
1887
1888 if (hw->flags & SKY2_HW_NEW_LE)
1889 le->opcode = OP_MSS | HW_OWNER;
1890 else
1891 le->opcode = OP_LRGLEN | HW_OWNER;
1892 sky2->tx_last_mss = mss;
1893 }
1894 }
1895
1896 ctrl = 0;
1897
1898 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1899 if (vlan_tx_tag_present(skb)) {
1900 if (!le) {
1901 le = get_tx_le(sky2, &slot);
1902 le->addr = 0;
1903 le->opcode = OP_VLAN|HW_OWNER;
1904 } else
1905 le->opcode |= OP_VLAN;
1906 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1907 ctrl |= INS_VLAN;
1908 }
1909
1910 /* Handle TCP checksum offload */
1911 if (skb->ip_summed == CHECKSUM_PARTIAL) {
1912 /* On Yukon EX (some versions) encoding change. */
1913 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
1914 ctrl |= CALSUM; /* auto checksum */
1915 else {
1916 const unsigned offset = skb_transport_offset(skb);
1917 u32 tcpsum;
1918
1919 tcpsum = offset << 16; /* sum start */
1920 tcpsum |= offset + skb->csum_offset; /* sum write */
1921
1922 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1923 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1924 ctrl |= UDPTCP;
1925
1926 if (tcpsum != sky2->tx_tcpsum) {
1927 sky2->tx_tcpsum = tcpsum;
1928
1929 le = get_tx_le(sky2, &slot);
1930 le->addr = cpu_to_le32(tcpsum);
1931 le->length = 0; /* initial checksum value */
1932 le->ctrl = 1; /* one packet */
1933 le->opcode = OP_TCPLISW | HW_OWNER;
1934 }
1935 }
1936 }
1937
1938 re = sky2->tx_ring + slot;
1939 re->flags = TX_MAP_SINGLE;
1940 dma_unmap_addr_set(re, mapaddr, mapping);
1941 dma_unmap_len_set(re, maplen, len);
1942
1943 le = get_tx_le(sky2, &slot);
1944 le->addr = cpu_to_le32(lower_32_bits(mapping));
1945 le->length = cpu_to_le16(len);
1946 le->ctrl = ctrl;
1947 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
1948
1949
1950 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1951 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
1952
1953 mapping = skb_frag_dma_map(&hw->pdev->dev, frag, 0,
1954 skb_frag_size(frag), DMA_TO_DEVICE);
1955
1956 if (dma_mapping_error(&hw->pdev->dev, mapping))
1957 goto mapping_unwind;
1958
1959 upper = upper_32_bits(mapping);
1960 if (upper != sky2->tx_last_upper) {
1961 le = get_tx_le(sky2, &slot);
1962 le->addr = cpu_to_le32(upper);
1963 sky2->tx_last_upper = upper;
1964 le->opcode = OP_ADDR64 | HW_OWNER;
1965 }
1966
1967 re = sky2->tx_ring + slot;
1968 re->flags = TX_MAP_PAGE;
1969 dma_unmap_addr_set(re, mapaddr, mapping);
1970 dma_unmap_len_set(re, maplen, skb_frag_size(frag));
1971
1972 le = get_tx_le(sky2, &slot);
1973 le->addr = cpu_to_le32(lower_32_bits(mapping));
1974 le->length = cpu_to_le16(skb_frag_size(frag));
1975 le->ctrl = ctrl;
1976 le->opcode = OP_BUFFER | HW_OWNER;
1977 }
1978
1979 re->skb = skb;
1980 le->ctrl |= EOP;
1981
1982 sky2->tx_prod = slot;
1983
1984 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1985 netif_stop_queue(dev);
1986
1987 netdev_sent_queue(dev, skb->len);
1988 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
1989
1990 return NETDEV_TX_OK;
1991
1992 mapping_unwind:
1993 for (i = sky2->tx_prod; i != slot; i = RING_NEXT(i, sky2->tx_ring_size)) {
1994 re = sky2->tx_ring + i;
1995
1996 sky2_tx_unmap(hw->pdev, re);
1997 }
1998
1999 mapping_error:
2000 if (net_ratelimit())
2001 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
2002 dev_kfree_skb(skb);
2003 return NETDEV_TX_OK;
2004 }
2005
2006 /*
2007 * Free ring elements from starting at tx_cons until "done"
2008 *
2009 * NB:
2010 * 1. The hardware will tell us about partial completion of multi-part
2011 * buffers so make sure not to free skb to early.
2012 * 2. This may run in parallel start_xmit because the it only
2013 * looks at the tail of the queue of FIFO (tx_cons), not
2014 * the head (tx_prod)
2015 */
2016 static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
2017 {
2018 struct net_device *dev = sky2->netdev;
2019 u16 idx;
2020 unsigned int bytes_compl = 0, pkts_compl = 0;
2021
2022 BUG_ON(done >= sky2->tx_ring_size);
2023
2024 for (idx = sky2->tx_cons; idx != done;
2025 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
2026 struct tx_ring_info *re = sky2->tx_ring + idx;
2027 struct sk_buff *skb = re->skb;
2028
2029 sky2_tx_unmap(sky2->hw->pdev, re);
2030
2031 if (skb) {
2032 netif_printk(sky2, tx_done, KERN_DEBUG, dev,
2033 "tx done %u\n", idx);
2034
2035 pkts_compl++;
2036 bytes_compl += skb->len;
2037
2038 re->skb = NULL;
2039 dev_kfree_skb_any(skb);
2040
2041 sky2->tx_next = RING_NEXT(idx, sky2->tx_ring_size);
2042 }
2043 }
2044
2045 sky2->tx_cons = idx;
2046 smp_mb();
2047
2048 netdev_completed_queue(dev, pkts_compl, bytes_compl);
2049
2050 u64_stats_update_begin(&sky2->tx_stats.syncp);
2051 sky2->tx_stats.packets += pkts_compl;
2052 sky2->tx_stats.bytes += bytes_compl;
2053 u64_stats_update_end(&sky2->tx_stats.syncp);
2054 }
2055
2056 static void sky2_tx_reset(struct sky2_hw *hw, unsigned port)
2057 {
2058 /* Disable Force Sync bit and Enable Alloc bit */
2059 sky2_write8(hw, SK_REG(port, TXA_CTRL),
2060 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
2061
2062 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
2063 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
2064 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
2065
2066 /* Reset the PCI FIFO of the async Tx queue */
2067 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
2068 BMU_RST_SET | BMU_FIFO_RST);
2069
2070 /* Reset the Tx prefetch units */
2071 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
2072 PREF_UNIT_RST_SET);
2073
2074 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
2075 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
2076
2077 sky2_read32(hw, B0_CTST);
2078 }
2079
2080 static void sky2_hw_down(struct sky2_port *sky2)
2081 {
2082 struct sky2_hw *hw = sky2->hw;
2083 unsigned port = sky2->port;
2084 u16 ctrl;
2085
2086 /* Force flow control off */
2087 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2088
2089 /* Stop transmitter */
2090 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
2091 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
2092
2093 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
2094 RB_RST_SET | RB_DIS_OP_MD);
2095
2096 ctrl = gma_read16(hw, port, GM_GP_CTRL);
2097 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
2098 gma_write16(hw, port, GM_GP_CTRL, ctrl);
2099
2100 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
2101
2102 /* Workaround shared GMAC reset */
2103 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 &&
2104 port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
2105 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
2106
2107 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
2108
2109 /* Force any delayed status interrupt and NAPI */
2110 sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
2111 sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
2112 sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);
2113 sky2_read8(hw, STAT_ISR_TIMER_CTRL);
2114
2115 sky2_rx_stop(sky2);
2116
2117 spin_lock_bh(&sky2->phy_lock);
2118 sky2_phy_power_down(hw, port);
2119 spin_unlock_bh(&sky2->phy_lock);
2120
2121 sky2_tx_reset(hw, port);
2122
2123 /* Free any pending frames stuck in HW queue */
2124 sky2_tx_complete(sky2, sky2->tx_prod);
2125 }
2126
2127 /* Network shutdown */
2128 static int sky2_close(struct net_device *dev)
2129 {
2130 struct sky2_port *sky2 = netdev_priv(dev);
2131 struct sky2_hw *hw = sky2->hw;
2132
2133 /* Never really got started! */
2134 if (!sky2->tx_le)
2135 return 0;
2136
2137 netif_info(sky2, ifdown, dev, "disabling interface\n");
2138
2139 if (hw->ports == 1) {
2140 sky2_write32(hw, B0_IMSK, 0);
2141 sky2_read32(hw, B0_IMSK);
2142
2143 napi_disable(&hw->napi);
2144 free_irq(hw->pdev->irq, hw);
2145 hw->flags &= ~SKY2_HW_IRQ_SETUP;
2146 } else {
2147 u32 imask;
2148
2149 /* Disable port IRQ */
2150 imask = sky2_read32(hw, B0_IMSK);
2151 imask &= ~portirq_msk[sky2->port];
2152 sky2_write32(hw, B0_IMSK, imask);
2153 sky2_read32(hw, B0_IMSK);
2154
2155 synchronize_irq(hw->pdev->irq);
2156 napi_synchronize(&hw->napi);
2157 }
2158
2159 sky2_hw_down(sky2);
2160
2161 sky2_free_buffers(sky2);
2162
2163 return 0;
2164 }
2165
2166 static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
2167 {
2168 if (hw->flags & SKY2_HW_FIBRE_PHY)
2169 return SPEED_1000;
2170
2171 if (!(hw->flags & SKY2_HW_GIGABIT)) {
2172 if (aux & PHY_M_PS_SPEED_100)
2173 return SPEED_100;
2174 else
2175 return SPEED_10;
2176 }
2177
2178 switch (aux & PHY_M_PS_SPEED_MSK) {
2179 case PHY_M_PS_SPEED_1000:
2180 return SPEED_1000;
2181 case PHY_M_PS_SPEED_100:
2182 return SPEED_100;
2183 default:
2184 return SPEED_10;
2185 }
2186 }
2187
2188 static void sky2_link_up(struct sky2_port *sky2)
2189 {
2190 struct sky2_hw *hw = sky2->hw;
2191 unsigned port = sky2->port;
2192 static const char *fc_name[] = {
2193 [FC_NONE] = "none",
2194 [FC_TX] = "tx",
2195 [FC_RX] = "rx",
2196 [FC_BOTH] = "both",
2197 };
2198
2199 sky2_set_ipg(sky2);
2200
2201 sky2_enable_rx_tx(sky2);
2202
2203 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
2204
2205 netif_carrier_on(sky2->netdev);
2206
2207 mod_timer(&hw->watchdog_timer, jiffies + 1);
2208
2209 /* Turn on link LED */
2210 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
2211 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
2212
2213 netif_info(sky2, link, sky2->netdev,
2214 "Link is up at %d Mbps, %s duplex, flow control %s\n",
2215 sky2->speed,
2216 sky2->duplex == DUPLEX_FULL ? "full" : "half",
2217 fc_name[sky2->flow_status]);
2218 }
2219
2220 static void sky2_link_down(struct sky2_port *sky2)
2221 {
2222 struct sky2_hw *hw = sky2->hw;
2223 unsigned port = sky2->port;
2224 u16 reg;
2225
2226 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
2227
2228 reg = gma_read16(hw, port, GM_GP_CTRL);
2229 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
2230 gma_write16(hw, port, GM_GP_CTRL, reg);
2231
2232 netif_carrier_off(sky2->netdev);
2233
2234 /* Turn off link LED */
2235 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
2236
2237 netif_info(sky2, link, sky2->netdev, "Link is down\n");
2238
2239 sky2_phy_init(hw, port);
2240 }
2241
2242 static enum flow_control sky2_flow(int rx, int tx)
2243 {
2244 if (rx)
2245 return tx ? FC_BOTH : FC_RX;
2246 else
2247 return tx ? FC_TX : FC_NONE;
2248 }
2249
2250 static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
2251 {
2252 struct sky2_hw *hw = sky2->hw;
2253 unsigned port = sky2->port;
2254 u16 advert, lpa;
2255
2256 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
2257 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
2258 if (lpa & PHY_M_AN_RF) {
2259 netdev_err(sky2->netdev, "remote fault\n");
2260 return -1;
2261 }
2262
2263 if (!(aux & PHY_M_PS_SPDUP_RES)) {
2264 netdev_err(sky2->netdev, "speed/duplex mismatch\n");
2265 return -1;
2266 }
2267
2268 sky2->speed = sky2_phy_speed(hw, aux);
2269 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
2270
2271 /* Since the pause result bits seem to in different positions on
2272 * different chips. look at registers.
2273 */
2274 if (hw->flags & SKY2_HW_FIBRE_PHY) {
2275 /* Shift for bits in fiber PHY */
2276 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
2277 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2278
2279 if (advert & ADVERTISE_1000XPAUSE)
2280 advert |= ADVERTISE_PAUSE_CAP;
2281 if (advert & ADVERTISE_1000XPSE_ASYM)
2282 advert |= ADVERTISE_PAUSE_ASYM;
2283 if (lpa & LPA_1000XPAUSE)
2284 lpa |= LPA_PAUSE_CAP;
2285 if (lpa & LPA_1000XPAUSE_ASYM)
2286 lpa |= LPA_PAUSE_ASYM;
2287 }
2288
2289 sky2->flow_status = FC_NONE;
2290 if (advert & ADVERTISE_PAUSE_CAP) {
2291 if (lpa & LPA_PAUSE_CAP)
2292 sky2->flow_status = FC_BOTH;
2293 else if (advert & ADVERTISE_PAUSE_ASYM)
2294 sky2->flow_status = FC_RX;
2295 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2296 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2297 sky2->flow_status = FC_TX;
2298 }
2299
2300 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000 &&
2301 !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
2302 sky2->flow_status = FC_NONE;
2303
2304 if (sky2->flow_status & FC_TX)
2305 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2306 else
2307 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2308
2309 return 0;
2310 }
2311
2312 /* Interrupt from PHY */
2313 static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
2314 {
2315 struct net_device *dev = hw->dev[port];
2316 struct sky2_port *sky2 = netdev_priv(dev);
2317 u16 istatus, phystat;
2318
2319 if (!netif_running(dev))
2320 return;
2321
2322 spin_lock(&sky2->phy_lock);
2323 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2324 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2325
2326 netif_info(sky2, intr, sky2->netdev, "phy interrupt status 0x%x 0x%x\n",
2327 istatus, phystat);
2328
2329 if (istatus & PHY_M_IS_AN_COMPL) {
2330 if (sky2_autoneg_done(sky2, phystat) == 0 &&
2331 !netif_carrier_ok(dev))
2332 sky2_link_up(sky2);
2333 goto out;
2334 }
2335
2336 if (istatus & PHY_M_IS_LSP_CHANGE)
2337 sky2->speed = sky2_phy_speed(hw, phystat);
2338
2339 if (istatus & PHY_M_IS_DUP_CHANGE)
2340 sky2->duplex =
2341 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
2342
2343 if (istatus & PHY_M_IS_LST_CHANGE) {
2344 if (phystat & PHY_M_PS_LINK_UP)
2345 sky2_link_up(sky2);
2346 else
2347 sky2_link_down(sky2);
2348 }
2349 out:
2350 spin_unlock(&sky2->phy_lock);
2351 }
2352
2353 /* Special quick link interrupt (Yukon-2 Optima only) */
2354 static void sky2_qlink_intr(struct sky2_hw *hw)
2355 {
2356 struct sky2_port *sky2 = netdev_priv(hw->dev[0]);
2357 u32 imask;
2358 u16 phy;
2359
2360 /* disable irq */
2361 imask = sky2_read32(hw, B0_IMSK);
2362 imask &= ~Y2_IS_PHY_QLNK;
2363 sky2_write32(hw, B0_IMSK, imask);
2364
2365 /* reset PHY Link Detect */
2366 phy = sky2_pci_read16(hw, PSM_CONFIG_REG4);
2367 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2368 sky2_pci_write16(hw, PSM_CONFIG_REG4, phy | 1);
2369 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2370
2371 sky2_link_up(sky2);
2372 }
2373
2374 /* Transmit timeout is only called if we are running, carrier is up
2375 * and tx queue is full (stopped).
2376 */
2377 static void sky2_tx_timeout(struct net_device *dev)
2378 {
2379 struct sky2_port *sky2 = netdev_priv(dev);
2380 struct sky2_hw *hw = sky2->hw;
2381
2382 netif_err(sky2, timer, dev, "tx timeout\n");
2383
2384 netdev_printk(KERN_DEBUG, dev, "transmit ring %u .. %u report=%u done=%u\n",
2385 sky2->tx_cons, sky2->tx_prod,
2386 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2387 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
2388
2389 /* can't restart safely under softirq */
2390 schedule_work(&hw->restart_work);
2391 }
2392
2393 static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2394 {
2395 struct sky2_port *sky2 = netdev_priv(dev);
2396 struct sky2_hw *hw = sky2->hw;
2397 unsigned port = sky2->port;
2398 int err;
2399 u16 ctl, mode;
2400 u32 imask;
2401
2402 /* MTU size outside the spec */
2403 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2404 return -EINVAL;
2405
2406 /* MTU > 1500 on yukon FE and FE+ not allowed */
2407 if (new_mtu > ETH_DATA_LEN &&
2408 (hw->chip_id == CHIP_ID_YUKON_FE ||
2409 hw->chip_id == CHIP_ID_YUKON_FE_P))
2410 return -EINVAL;
2411
2412 if (!netif_running(dev)) {
2413 dev->mtu = new_mtu;
2414 netdev_update_features(dev);
2415 return 0;
2416 }
2417
2418 imask = sky2_read32(hw, B0_IMSK);
2419 sky2_write32(hw, B0_IMSK, 0);
2420
2421 dev->trans_start = jiffies; /* prevent tx timeout */
2422 napi_disable(&hw->napi);
2423 netif_tx_disable(dev);
2424
2425 synchronize_irq(hw->pdev->irq);
2426
2427 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
2428 sky2_set_tx_stfwd(hw, port);
2429
2430 ctl = gma_read16(hw, port, GM_GP_CTRL);
2431 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
2432 sky2_rx_stop(sky2);
2433 sky2_rx_clean(sky2);
2434
2435 dev->mtu = new_mtu;
2436 netdev_update_features(dev);
2437
2438 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) | GM_SMOD_VLAN_ENA;
2439 if (sky2->speed > SPEED_100)
2440 mode |= IPG_DATA_VAL(IPG_DATA_DEF_1000);
2441 else
2442 mode |= IPG_DATA_VAL(IPG_DATA_DEF_10_100);
2443
2444 if (dev->mtu > ETH_DATA_LEN)
2445 mode |= GM_SMOD_JUMBO_ENA;
2446
2447 gma_write16(hw, port, GM_SERIAL_MODE, mode);
2448
2449 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
2450
2451 err = sky2_alloc_rx_skbs(sky2);
2452 if (!err)
2453 sky2_rx_start(sky2);
2454 else
2455 sky2_rx_clean(sky2);
2456 sky2_write32(hw, B0_IMSK, imask);
2457
2458 sky2_read32(hw, B0_Y2_SP_LISR);
2459 napi_enable(&hw->napi);
2460
2461 if (err)
2462 dev_close(dev);
2463 else {
2464 gma_write16(hw, port, GM_GP_CTRL, ctl);
2465
2466 netif_wake_queue(dev);
2467 }
2468
2469 return err;
2470 }
2471
2472 static inline bool needs_copy(const struct rx_ring_info *re,
2473 unsigned length)
2474 {
2475 #ifndef CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS
2476 /* Some architectures need the IP header to be aligned */
2477 if (!IS_ALIGNED(re->data_addr + ETH_HLEN, sizeof(u32)))
2478 return true;
2479 #endif
2480 return length < copybreak;
2481 }
2482
2483 /* For small just reuse existing skb for next receive */
2484 static struct sk_buff *receive_copy(struct sky2_port *sky2,
2485 const struct rx_ring_info *re,
2486 unsigned length)
2487 {
2488 struct sk_buff *skb;
2489
2490 skb = netdev_alloc_skb_ip_align(sky2->netdev, length);
2491 if (likely(skb)) {
2492 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2493 length, PCI_DMA_FROMDEVICE);
2494 skb_copy_from_linear_data(re->skb, skb->data, length);
2495 skb->ip_summed = re->skb->ip_summed;
2496 skb->csum = re->skb->csum;
2497 skb->rxhash = re->skb->rxhash;
2498 skb->vlan_tci = re->skb->vlan_tci;
2499
2500 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2501 length, PCI_DMA_FROMDEVICE);
2502 re->skb->vlan_tci = 0;
2503 re->skb->rxhash = 0;
2504 re->skb->ip_summed = CHECKSUM_NONE;
2505 skb_put(skb, length);
2506 }
2507 return skb;
2508 }
2509
2510 /* Adjust length of skb with fragments to match received data */
2511 static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2512 unsigned int length)
2513 {
2514 int i, num_frags;
2515 unsigned int size;
2516
2517 /* put header into skb */
2518 size = min(length, hdr_space);
2519 skb->tail += size;
2520 skb->len += size;
2521 length -= size;
2522
2523 num_frags = skb_shinfo(skb)->nr_frags;
2524 for (i = 0; i < num_frags; i++) {
2525 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2526
2527 if (length == 0) {
2528 /* don't need this page */
2529 __skb_frag_unref(frag);
2530 --skb_shinfo(skb)->nr_frags;
2531 } else {
2532 size = min(length, (unsigned) PAGE_SIZE);
2533
2534 skb_frag_size_set(frag, size);
2535 skb->data_len += size;
2536 skb->truesize += PAGE_SIZE;
2537 skb->len += size;
2538 length -= size;
2539 }
2540 }
2541 }
2542
2543 /* Normal packet - take skb from ring element and put in a new one */
2544 static struct sk_buff *receive_new(struct sky2_port *sky2,
2545 struct rx_ring_info *re,
2546 unsigned int length)
2547 {
2548 struct sk_buff *skb;
2549 struct rx_ring_info nre;
2550 unsigned hdr_space = sky2->rx_data_size;
2551
2552 nre.skb = sky2_rx_alloc(sky2, GFP_ATOMIC);
2553 if (unlikely(!nre.skb))
2554 goto nobuf;
2555
2556 if (sky2_rx_map_skb(sky2->hw->pdev, &nre, hdr_space))
2557 goto nomap;
2558
2559 skb = re->skb;
2560 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2561 prefetch(skb->data);
2562 *re = nre;
2563
2564 if (skb_shinfo(skb)->nr_frags)
2565 skb_put_frags(skb, hdr_space, length);
2566 else
2567 skb_put(skb, length);
2568 return skb;
2569
2570 nomap:
2571 dev_kfree_skb(nre.skb);
2572 nobuf:
2573 return NULL;
2574 }
2575
2576 /*
2577 * Receive one packet.
2578 * For larger packets, get new buffer.
2579 */
2580 static struct sk_buff *sky2_receive(struct net_device *dev,
2581 u16 length, u32 status)
2582 {
2583 struct sky2_port *sky2 = netdev_priv(dev);
2584 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
2585 struct sk_buff *skb = NULL;
2586 u16 count = (status & GMR_FS_LEN) >> 16;
2587
2588 netif_printk(sky2, rx_status, KERN_DEBUG, dev,
2589 "rx slot %u status 0x%x len %d\n",
2590 sky2->rx_next, status, length);
2591
2592 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
2593 prefetch(sky2->rx_ring + sky2->rx_next);
2594
2595 if (vlan_tx_tag_present(re->skb))
2596 count -= VLAN_HLEN; /* Account for vlan tag */
2597
2598 /* This chip has hardware problems that generates bogus status.
2599 * So do only marginal checking and expect higher level protocols
2600 * to handle crap frames.
2601 */
2602 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2603 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2604 length != count)
2605 goto okay;
2606
2607 if (status & GMR_FS_ANY_ERR)
2608 goto error;
2609
2610 if (!(status & GMR_FS_RX_OK))
2611 goto resubmit;
2612
2613 /* if length reported by DMA does not match PHY, packet was truncated */
2614 if (length != count)
2615 goto error;
2616
2617 okay:
2618 if (needs_copy(re, length))
2619 skb = receive_copy(sky2, re, length);
2620 else
2621 skb = receive_new(sky2, re, length);
2622
2623 dev->stats.rx_dropped += (skb == NULL);
2624
2625 resubmit:
2626 sky2_rx_submit(sky2, re);
2627
2628 return skb;
2629
2630 error:
2631 ++dev->stats.rx_errors;
2632
2633 if (net_ratelimit())
2634 netif_info(sky2, rx_err, dev,
2635 "rx error, status 0x%x length %d\n", status, length);
2636
2637 goto resubmit;
2638 }
2639
2640 /* Transmit complete */
2641 static inline void sky2_tx_done(struct net_device *dev, u16 last)
2642 {
2643 struct sky2_port *sky2 = netdev_priv(dev);
2644
2645 if (netif_running(dev)) {
2646 sky2_tx_complete(sky2, last);
2647
2648 /* Wake unless it's detached, and called e.g. from sky2_close() */
2649 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
2650 netif_wake_queue(dev);
2651 }
2652 }
2653
2654 static inline void sky2_skb_rx(const struct sky2_port *sky2,
2655 struct sk_buff *skb)
2656 {
2657 if (skb->ip_summed == CHECKSUM_NONE)
2658 netif_receive_skb(skb);
2659 else
2660 napi_gro_receive(&sky2->hw->napi, skb);
2661 }
2662
2663 static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port,
2664 unsigned packets, unsigned bytes)
2665 {
2666 struct net_device *dev = hw->dev[port];
2667 struct sky2_port *sky2 = netdev_priv(dev);
2668
2669 if (packets == 0)
2670 return;
2671
2672 u64_stats_update_begin(&sky2->rx_stats.syncp);
2673 sky2->rx_stats.packets += packets;
2674 sky2->rx_stats.bytes += bytes;
2675 u64_stats_update_end(&sky2->rx_stats.syncp);
2676
2677 dev->last_rx = jiffies;
2678 sky2_rx_update(netdev_priv(dev), rxqaddr[port]);
2679 }
2680
2681 static void sky2_rx_checksum(struct sky2_port *sky2, u32 status)
2682 {
2683 /* If this happens then driver assuming wrong format for chip type */
2684 BUG_ON(sky2->hw->flags & SKY2_HW_NEW_LE);
2685
2686 /* Both checksum counters are programmed to start at
2687 * the same offset, so unless there is a problem they
2688 * should match. This failure is an early indication that
2689 * hardware receive checksumming won't work.
2690 */
2691 if (likely((u16)(status >> 16) == (u16)status)) {
2692 struct sk_buff *skb = sky2->rx_ring[sky2->rx_next].skb;
2693 skb->ip_summed = CHECKSUM_COMPLETE;
2694 skb->csum = le16_to_cpu(status);
2695 } else {
2696 dev_notice(&sky2->hw->pdev->dev,
2697 "%s: receive checksum problem (status = %#x)\n",
2698 sky2->netdev->name, status);
2699
2700 /* Disable checksum offload
2701 * It will be reenabled on next ndo_set_features, but if it's
2702 * really broken, will get disabled again
2703 */
2704 sky2->netdev->features &= ~NETIF_F_RXCSUM;
2705 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
2706 BMU_DIS_RX_CHKSUM);
2707 }
2708 }
2709
2710 static void sky2_rx_tag(struct sky2_port *sky2, u16 length)
2711 {
2712 struct sk_buff *skb;
2713
2714 skb = sky2->rx_ring[sky2->rx_next].skb;
2715 __vlan_hwaccel_put_tag(skb, be16_to_cpu(length));
2716 }
2717
2718 static void sky2_rx_hash(struct sky2_port *sky2, u32 status)
2719 {
2720 struct sk_buff *skb;
2721
2722 skb = sky2->rx_ring[sky2->rx_next].skb;
2723 skb->rxhash = le32_to_cpu(status);
2724 }
2725
2726 /* Process status response ring */
2727 static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
2728 {
2729 int work_done = 0;
2730 unsigned int total_bytes[2] = { 0 };
2731 unsigned int total_packets[2] = { 0 };
2732
2733 rmb();
2734 do {
2735 struct sky2_port *sky2;
2736 struct sky2_status_le *le = hw->st_le + hw->st_idx;
2737 unsigned port;
2738 struct net_device *dev;
2739 struct sk_buff *skb;
2740 u32 status;
2741 u16 length;
2742 u8 opcode = le->opcode;
2743
2744 if (!(opcode & HW_OWNER))
2745 break;
2746
2747 hw->st_idx = RING_NEXT(hw->st_idx, hw->st_size);
2748
2749 port = le->css & CSS_LINK_BIT;
2750 dev = hw->dev[port];
2751 sky2 = netdev_priv(dev);
2752 length = le16_to_cpu(le->length);
2753 status = le32_to_cpu(le->status);
2754
2755 le->opcode = 0;
2756 switch (opcode & ~HW_OWNER) {
2757 case OP_RXSTAT:
2758 total_packets[port]++;
2759 total_bytes[port] += length;
2760
2761 skb = sky2_receive(dev, length, status);
2762 if (!skb)
2763 break;
2764
2765 /* This chip reports checksum status differently */
2766 if (hw->flags & SKY2_HW_NEW_LE) {
2767 if ((dev->features & NETIF_F_RXCSUM) &&
2768 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2769 (le->css & CSS_TCPUDPCSOK))
2770 skb->ip_summed = CHECKSUM_UNNECESSARY;
2771 else
2772 skb->ip_summed = CHECKSUM_NONE;
2773 }
2774
2775 skb->protocol = eth_type_trans(skb, dev);
2776 sky2_skb_rx(sky2, skb);
2777
2778 /* Stop after net poll weight */
2779 if (++work_done >= to_do)
2780 goto exit_loop;
2781 break;
2782
2783 case OP_RXVLAN:
2784 sky2_rx_tag(sky2, length);
2785 break;
2786
2787 case OP_RXCHKSVLAN:
2788 sky2_rx_tag(sky2, length);
2789 /* fall through */
2790 case OP_RXCHKS:
2791 if (likely(dev->features & NETIF_F_RXCSUM))
2792 sky2_rx_checksum(sky2, status);
2793 break;
2794
2795 case OP_RSS_HASH:
2796 sky2_rx_hash(sky2, status);
2797 break;
2798
2799 case OP_TXINDEXLE:
2800 /* TX index reports status for both ports */
2801 sky2_tx_done(hw->dev[0], status & 0xfff);
2802 if (hw->dev[1])
2803 sky2_tx_done(hw->dev[1],
2804 ((status >> 24) & 0xff)
2805 | (u16)(length & 0xf) << 8);
2806 break;
2807
2808 default:
2809 if (net_ratelimit())
2810 pr_warning("unknown status opcode 0x%x\n", opcode);
2811 }
2812 } while (hw->st_idx != idx);
2813
2814 /* Fully processed status ring so clear irq */
2815 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2816
2817 exit_loop:
2818 sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]);
2819 sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]);
2820
2821 return work_done;
2822 }
2823
2824 static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2825 {
2826 struct net_device *dev = hw->dev[port];
2827
2828 if (net_ratelimit())
2829 netdev_info(dev, "hw error interrupt status 0x%x\n", status);
2830
2831 if (status & Y2_IS_PAR_RD1) {
2832 if (net_ratelimit())
2833 netdev_err(dev, "ram data read parity error\n");
2834 /* Clear IRQ */
2835 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2836 }
2837
2838 if (status & Y2_IS_PAR_WR1) {
2839 if (net_ratelimit())
2840 netdev_err(dev, "ram data write parity error\n");
2841
2842 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2843 }
2844
2845 if (status & Y2_IS_PAR_MAC1) {
2846 if (net_ratelimit())
2847 netdev_err(dev, "MAC parity error\n");
2848 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2849 }
2850
2851 if (status & Y2_IS_PAR_RX1) {
2852 if (net_ratelimit())
2853 netdev_err(dev, "RX parity error\n");
2854 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2855 }
2856
2857 if (status & Y2_IS_TCP_TXA1) {
2858 if (net_ratelimit())
2859 netdev_err(dev, "TCP segmentation error\n");
2860 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2861 }
2862 }
2863
2864 static void sky2_hw_intr(struct sky2_hw *hw)
2865 {
2866 struct pci_dev *pdev = hw->pdev;
2867 u32 status = sky2_read32(hw, B0_HWE_ISRC);
2868 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2869
2870 status &= hwmsk;
2871
2872 if (status & Y2_IS_TIST_OV)
2873 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
2874
2875 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
2876 u16 pci_err;
2877
2878 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2879 pci_err = sky2_pci_read16(hw, PCI_STATUS);
2880 if (net_ratelimit())
2881 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
2882 pci_err);
2883
2884 sky2_pci_write16(hw, PCI_STATUS,
2885 pci_err | PCI_STATUS_ERROR_BITS);
2886 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2887 }
2888
2889 if (status & Y2_IS_PCI_EXP) {
2890 /* PCI-Express uncorrectable Error occurred */
2891 u32 err;
2892
2893 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2894 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2895 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2896 0xfffffffful);
2897 if (net_ratelimit())
2898 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
2899
2900 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2901 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2902 }
2903
2904 if (status & Y2_HWE_L1_MASK)
2905 sky2_hw_error(hw, 0, status);
2906 status >>= 8;
2907 if (status & Y2_HWE_L1_MASK)
2908 sky2_hw_error(hw, 1, status);
2909 }
2910
2911 static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2912 {
2913 struct net_device *dev = hw->dev[port];
2914 struct sky2_port *sky2 = netdev_priv(dev);
2915 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2916
2917 netif_info(sky2, intr, dev, "mac interrupt status 0x%x\n", status);
2918
2919 if (status & GM_IS_RX_CO_OV)
2920 gma_read16(hw, port, GM_RX_IRQ_SRC);
2921
2922 if (status & GM_IS_TX_CO_OV)
2923 gma_read16(hw, port, GM_TX_IRQ_SRC);
2924
2925 if (status & GM_IS_RX_FF_OR) {
2926 ++dev->stats.rx_fifo_errors;
2927 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2928 }
2929
2930 if (status & GM_IS_TX_FF_UR) {
2931 ++dev->stats.tx_fifo_errors;
2932 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2933 }
2934 }
2935
2936 /* This should never happen it is a bug. */
2937 static void sky2_le_error(struct sky2_hw *hw, unsigned port, u16 q)
2938 {
2939 struct net_device *dev = hw->dev[port];
2940 u16 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
2941
2942 dev_err(&hw->pdev->dev, "%s: descriptor error q=%#x get=%u put=%u\n",
2943 dev->name, (unsigned) q, (unsigned) idx,
2944 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
2945
2946 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
2947 }
2948
2949 static int sky2_rx_hung(struct net_device *dev)
2950 {
2951 struct sky2_port *sky2 = netdev_priv(dev);
2952 struct sky2_hw *hw = sky2->hw;
2953 unsigned port = sky2->port;
2954 unsigned rxq = rxqaddr[port];
2955 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2956 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2957 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2958 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2959
2960 /* If idle and MAC or PCI is stuck */
2961 if (sky2->check.last == dev->last_rx &&
2962 ((mac_rp == sky2->check.mac_rp &&
2963 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2964 /* Check if the PCI RX hang */
2965 (fifo_rp == sky2->check.fifo_rp &&
2966 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2967 netdev_printk(KERN_DEBUG, dev,
2968 "hung mac %d:%d fifo %d (%d:%d)\n",
2969 mac_lev, mac_rp, fifo_lev,
2970 fifo_rp, sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2971 return 1;
2972 } else {
2973 sky2->check.last = dev->last_rx;
2974 sky2->check.mac_rp = mac_rp;
2975 sky2->check.mac_lev = mac_lev;
2976 sky2->check.fifo_rp = fifo_rp;
2977 sky2->check.fifo_lev = fifo_lev;
2978 return 0;
2979 }
2980 }
2981
2982 static void sky2_watchdog(unsigned long arg)
2983 {
2984 struct sky2_hw *hw = (struct sky2_hw *) arg;
2985
2986 /* Check for lost IRQ once a second */
2987 if (sky2_read32(hw, B0_ISRC)) {
2988 napi_schedule(&hw->napi);
2989 } else {
2990 int i, active = 0;
2991
2992 for (i = 0; i < hw->ports; i++) {
2993 struct net_device *dev = hw->dev[i];
2994 if (!netif_running(dev))
2995 continue;
2996 ++active;
2997
2998 /* For chips with Rx FIFO, check if stuck */
2999 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
3000 sky2_rx_hung(dev)) {
3001 netdev_info(dev, "receiver hang detected\n");
3002 schedule_work(&hw->restart_work);
3003 return;
3004 }
3005 }
3006
3007 if (active == 0)
3008 return;
3009 }
3010
3011 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
3012 }
3013
3014 /* Hardware/software error handling */
3015 static void sky2_err_intr(struct sky2_hw *hw, u32 status)
3016 {
3017 if (net_ratelimit())
3018 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
3019
3020 if (status & Y2_IS_HW_ERR)
3021 sky2_hw_intr(hw);
3022
3023 if (status & Y2_IS_IRQ_MAC1)
3024 sky2_mac_intr(hw, 0);
3025
3026 if (status & Y2_IS_IRQ_MAC2)
3027 sky2_mac_intr(hw, 1);
3028
3029 if (status & Y2_IS_CHK_RX1)
3030 sky2_le_error(hw, 0, Q_R1);
3031
3032 if (status & Y2_IS_CHK_RX2)
3033 sky2_le_error(hw, 1, Q_R2);
3034
3035 if (status & Y2_IS_CHK_TXA1)
3036 sky2_le_error(hw, 0, Q_XA1);
3037
3038 if (status & Y2_IS_CHK_TXA2)
3039 sky2_le_error(hw, 1, Q_XA2);
3040 }
3041
3042 static int sky2_poll(struct napi_struct *napi, int work_limit)
3043 {
3044 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
3045 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
3046 int work_done = 0;
3047 u16 idx;
3048
3049 if (unlikely(status & Y2_IS_ERROR))
3050 sky2_err_intr(hw, status);
3051
3052 if (status & Y2_IS_IRQ_PHY1)
3053 sky2_phy_intr(hw, 0);
3054
3055 if (status & Y2_IS_IRQ_PHY2)
3056 sky2_phy_intr(hw, 1);
3057
3058 if (status & Y2_IS_PHY_QLNK)
3059 sky2_qlink_intr(hw);
3060
3061 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
3062 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
3063
3064 if (work_done >= work_limit)
3065 goto done;
3066 }
3067
3068 napi_complete(napi);
3069 sky2_read32(hw, B0_Y2_SP_LISR);
3070 done:
3071
3072 return work_done;
3073 }
3074
3075 static irqreturn_t sky2_intr(int irq, void *dev_id)
3076 {
3077 struct sky2_hw *hw = dev_id;
3078 u32 status;
3079
3080 /* Reading this mask interrupts as side effect */
3081 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
3082 if (status == 0 || status == ~0)
3083 return IRQ_NONE;
3084
3085 prefetch(&hw->st_le[hw->st_idx]);
3086
3087 napi_schedule(&hw->napi);
3088
3089 return IRQ_HANDLED;
3090 }
3091
3092 #ifdef CONFIG_NET_POLL_CONTROLLER
3093 static void sky2_netpoll(struct net_device *dev)
3094 {
3095 struct sky2_port *sky2 = netdev_priv(dev);
3096
3097 napi_schedule(&sky2->hw->napi);
3098 }
3099 #endif
3100
3101 /* Chip internal frequency for clock calculations */
3102 static u32 sky2_mhz(const struct sky2_hw *hw)
3103 {
3104 switch (hw->chip_id) {
3105 case CHIP_ID_YUKON_EC:
3106 case CHIP_ID_YUKON_EC_U:
3107 case CHIP_ID_YUKON_EX:
3108 case CHIP_ID_YUKON_SUPR:
3109 case CHIP_ID_YUKON_UL_2:
3110 case CHIP_ID_YUKON_OPT:
3111 case CHIP_ID_YUKON_PRM:
3112 case CHIP_ID_YUKON_OP_2:
3113 return 125;
3114
3115 case CHIP_ID_YUKON_FE:
3116 return 100;
3117
3118 case CHIP_ID_YUKON_FE_P:
3119 return 50;
3120
3121 case CHIP_ID_YUKON_XL:
3122 return 156;
3123
3124 default:
3125 BUG();
3126 }
3127 }
3128
3129 static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
3130 {
3131 return sky2_mhz(hw) * us;
3132 }
3133
3134 static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
3135 {
3136 return clk / sky2_mhz(hw);
3137 }
3138
3139
3140 static int __devinit sky2_init(struct sky2_hw *hw)
3141 {
3142 u8 t8;
3143
3144 /* Enable all clocks and check for bad PCI access */
3145 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
3146
3147 sky2_write8(hw, B0_CTST, CS_RST_CLR);
3148
3149 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
3150 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
3151
3152 switch (hw->chip_id) {
3153 case CHIP_ID_YUKON_XL:
3154 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
3155 if (hw->chip_rev < CHIP_REV_YU_XL_A2)
3156 hw->flags |= SKY2_HW_RSS_BROKEN;
3157 break;
3158
3159 case CHIP_ID_YUKON_EC_U:
3160 hw->flags = SKY2_HW_GIGABIT
3161 | SKY2_HW_NEWER_PHY
3162 | SKY2_HW_ADV_POWER_CTL;
3163 break;
3164
3165 case CHIP_ID_YUKON_EX:
3166 hw->flags = SKY2_HW_GIGABIT
3167 | SKY2_HW_NEWER_PHY
3168 | SKY2_HW_NEW_LE
3169 | SKY2_HW_ADV_POWER_CTL
3170 | SKY2_HW_RSS_CHKSUM;
3171
3172 /* New transmit checksum */
3173 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
3174 hw->flags |= SKY2_HW_AUTO_TX_SUM;
3175 break;
3176
3177 case CHIP_ID_YUKON_EC:
3178 /* This rev is really old, and requires untested workarounds */
3179 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
3180 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
3181 return -EOPNOTSUPP;
3182 }
3183 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_RSS_BROKEN;
3184 break;
3185
3186 case CHIP_ID_YUKON_FE:
3187 hw->flags = SKY2_HW_RSS_BROKEN;
3188 break;
3189
3190 case CHIP_ID_YUKON_FE_P:
3191 hw->flags = SKY2_HW_NEWER_PHY
3192 | SKY2_HW_NEW_LE
3193 | SKY2_HW_AUTO_TX_SUM
3194 | SKY2_HW_ADV_POWER_CTL;
3195
3196 /* The workaround for status conflicts VLAN tag detection. */
3197 if (hw->chip_rev == CHIP_REV_YU_FE2_A0)
3198 hw->flags |= SKY2_HW_VLAN_BROKEN | SKY2_HW_RSS_CHKSUM;
3199 break;
3200
3201 case CHIP_ID_YUKON_SUPR:
3202 hw->flags = SKY2_HW_GIGABIT
3203 | SKY2_HW_NEWER_PHY
3204 | SKY2_HW_NEW_LE
3205 | SKY2_HW_AUTO_TX_SUM
3206 | SKY2_HW_ADV_POWER_CTL;
3207
3208 if (hw->chip_rev == CHIP_REV_YU_SU_A0)
3209 hw->flags |= SKY2_HW_RSS_CHKSUM;
3210 break;
3211
3212 case CHIP_ID_YUKON_UL_2:
3213 hw->flags = SKY2_HW_GIGABIT
3214 | SKY2_HW_ADV_POWER_CTL;
3215 break;
3216
3217 case CHIP_ID_YUKON_OPT:
3218 case CHIP_ID_YUKON_PRM:
3219 case CHIP_ID_YUKON_OP_2:
3220 hw->flags = SKY2_HW_GIGABIT
3221 | SKY2_HW_NEW_LE
3222 | SKY2_HW_ADV_POWER_CTL;
3223 break;
3224
3225 default:
3226 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
3227 hw->chip_id);
3228 return -EOPNOTSUPP;
3229 }
3230
3231 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
3232 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
3233 hw->flags |= SKY2_HW_FIBRE_PHY;
3234
3235 hw->ports = 1;
3236 t8 = sky2_read8(hw, B2_Y2_HW_RES);
3237 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
3238 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
3239 ++hw->ports;
3240 }
3241
3242 if (sky2_read8(hw, B2_E_0))
3243 hw->flags |= SKY2_HW_RAM_BUFFER;
3244
3245 return 0;
3246 }
3247
3248 static void sky2_reset(struct sky2_hw *hw)
3249 {
3250 struct pci_dev *pdev = hw->pdev;
3251 u16 status;
3252 int i;
3253 u32 hwe_mask = Y2_HWE_ALL_MASK;
3254
3255 /* disable ASF */
3256 if (hw->chip_id == CHIP_ID_YUKON_EX
3257 || hw->chip_id == CHIP_ID_YUKON_SUPR) {
3258 sky2_write32(hw, CPU_WDOG, 0);
3259 status = sky2_read16(hw, HCU_CCSR);
3260 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
3261 HCU_CCSR_UC_STATE_MSK);
3262 /*
3263 * CPU clock divider shouldn't be used because
3264 * - ASF firmware may malfunction
3265 * - Yukon-Supreme: Parallel FLASH doesn't support divided clocks
3266 */
3267 status &= ~HCU_CCSR_CPU_CLK_DIVIDE_MSK;
3268 sky2_write16(hw, HCU_CCSR, status);
3269 sky2_write32(hw, CPU_WDOG, 0);
3270 } else
3271 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
3272 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
3273
3274 /* do a SW reset */
3275 sky2_write8(hw, B0_CTST, CS_RST_SET);
3276 sky2_write8(hw, B0_CTST, CS_RST_CLR);
3277
3278 /* allow writes to PCI config */
3279 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3280
3281 /* clear PCI errors, if any */
3282 status = sky2_pci_read16(hw, PCI_STATUS);
3283 status |= PCI_STATUS_ERROR_BITS;
3284 sky2_pci_write16(hw, PCI_STATUS, status);
3285
3286 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
3287
3288 if (pci_is_pcie(pdev)) {
3289 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
3290 0xfffffffful);
3291
3292 /* If error bit is stuck on ignore it */
3293 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
3294 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
3295 else
3296 hwe_mask |= Y2_IS_PCI_EXP;
3297 }
3298
3299 sky2_power_on(hw);
3300 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
3301
3302 for (i = 0; i < hw->ports; i++) {
3303 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
3304 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
3305
3306 if (hw->chip_id == CHIP_ID_YUKON_EX ||
3307 hw->chip_id == CHIP_ID_YUKON_SUPR)
3308 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
3309 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
3310 | GMC_BYP_RETR_ON);
3311
3312 }
3313
3314 if (hw->chip_id == CHIP_ID_YUKON_SUPR && hw->chip_rev > CHIP_REV_YU_SU_B0) {
3315 /* enable MACSec clock gating */
3316 sky2_pci_write32(hw, PCI_DEV_REG3, P_CLK_MACSEC_DIS);
3317 }
3318
3319 if (hw->chip_id == CHIP_ID_YUKON_OPT ||
3320 hw->chip_id == CHIP_ID_YUKON_PRM ||
3321 hw->chip_id == CHIP_ID_YUKON_OP_2) {
3322 u16 reg;
3323
3324 if (hw->chip_id == CHIP_ID_YUKON_OPT && hw->chip_rev == 0) {
3325 /* disable PCI-E PHY power down (set PHY reg 0x80, bit 7 */
3326 sky2_write32(hw, Y2_PEX_PHY_DATA, (0x80UL << 16) | (1 << 7));
3327
3328 /* set PHY Link Detect Timer to 1.1 second (11x 100ms) */
3329 reg = 10;
3330
3331 /* re-enable PEX PM in PEX PHY debug reg. 8 (clear bit 12) */
3332 sky2_write32(hw, Y2_PEX_PHY_DATA, PEX_DB_ACCESS | (0x08UL << 16));
3333 } else {
3334 /* set PHY Link Detect Timer to 0.4 second (4x 100ms) */
3335 reg = 3;
3336 }
3337
3338 reg <<= PSM_CONFIG_REG4_TIMER_PHY_LINK_DETECT_BASE;
3339 reg |= PSM_CONFIG_REG4_RST_PHY_LINK_DETECT;
3340
3341 /* reset PHY Link Detect */
3342 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
3343 sky2_pci_write16(hw, PSM_CONFIG_REG4, reg);
3344
3345 /* check if PSMv2 was running before */
3346 reg = sky2_pci_read16(hw, PSM_CONFIG_REG3);
3347 if (reg & PCI_EXP_LNKCTL_ASPMC)
3348 /* restore the PCIe Link Control register */
3349 sky2_pci_write16(hw, pdev->pcie_cap + PCI_EXP_LNKCTL,
3350 reg);
3351
3352 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
3353
3354 /* re-enable PEX PM in PEX PHY debug reg. 8 (clear bit 12) */
3355 sky2_write32(hw, Y2_PEX_PHY_DATA, PEX_DB_ACCESS | (0x08UL << 16));
3356 }
3357
3358 /* Clear I2C IRQ noise */
3359 sky2_write32(hw, B2_I2C_IRQ, 1);
3360
3361 /* turn off hardware timer (unused) */
3362 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
3363 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
3364
3365 /* Turn off descriptor polling */
3366 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
3367
3368 /* Turn off receive timestamp */
3369 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
3370 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
3371
3372 /* enable the Tx Arbiters */
3373 for (i = 0; i < hw->ports; i++)
3374 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
3375
3376 /* Initialize ram interface */
3377 for (i = 0; i < hw->ports; i++) {
3378 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
3379
3380 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
3381 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
3382 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
3383 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
3384 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
3385 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
3386 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
3387 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
3388 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
3389 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
3390 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
3391 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
3392 }
3393
3394 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
3395
3396 for (i = 0; i < hw->ports; i++)
3397 sky2_gmac_reset(hw, i);
3398
3399 memset(hw->st_le, 0, hw->st_size * sizeof(struct sky2_status_le));
3400 hw->st_idx = 0;
3401
3402 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
3403 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
3404
3405 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
3406 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
3407
3408 /* Set the list last index */
3409 sky2_write16(hw, STAT_LAST_IDX, hw->st_size - 1);
3410
3411 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3412 sky2_write8(hw, STAT_FIFO_WM, 16);
3413
3414 /* set Status-FIFO ISR watermark */
3415 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3416 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3417 else
3418 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
3419
3420 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
3421 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3422 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
3423
3424 /* enable status unit */
3425 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3426
3427 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3428 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3429 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3430 }
3431
3432 /* Take device down (offline).
3433 * Equivalent to doing dev_stop() but this does not
3434 * inform upper layers of the transition.
3435 */
3436 static void sky2_detach(struct net_device *dev)
3437 {
3438 if (netif_running(dev)) {
3439 netif_tx_lock(dev);
3440 netif_device_detach(dev); /* stop txq */
3441 netif_tx_unlock(dev);
3442 sky2_close(dev);
3443 }
3444 }
3445
3446 /* Bring device back after doing sky2_detach */
3447 static int sky2_reattach(struct net_device *dev)
3448 {
3449 int err = 0;
3450
3451 if (netif_running(dev)) {
3452 err = sky2_open(dev);
3453 if (err) {
3454 netdev_info(dev, "could not restart %d\n", err);
3455 dev_close(dev);
3456 } else {
3457 netif_device_attach(dev);
3458 sky2_set_multicast(dev);
3459 }
3460 }
3461
3462 return err;
3463 }
3464
3465 static void sky2_all_down(struct sky2_hw *hw)
3466 {
3467 int i;
3468
3469 if (hw->flags & SKY2_HW_IRQ_SETUP) {
3470 sky2_read32(hw, B0_IMSK);
3471 sky2_write32(hw, B0_IMSK, 0);
3472
3473 synchronize_irq(hw->pdev->irq);
3474 napi_disable(&hw->napi);
3475 }
3476
3477 for (i = 0; i < hw->ports; i++) {
3478 struct net_device *dev = hw->dev[i];
3479 struct sky2_port *sky2 = netdev_priv(dev);
3480
3481 if (!netif_running(dev))
3482 continue;
3483
3484 netif_carrier_off(dev);
3485 netif_tx_disable(dev);
3486 sky2_hw_down(sky2);
3487 }
3488 }
3489
3490 static void sky2_all_up(struct sky2_hw *hw)
3491 {
3492 u32 imask = Y2_IS_BASE;
3493 int i;
3494
3495 for (i = 0; i < hw->ports; i++) {
3496 struct net_device *dev = hw->dev[i];
3497 struct sky2_port *sky2 = netdev_priv(dev);
3498
3499 if (!netif_running(dev))
3500 continue;
3501
3502 sky2_hw_up(sky2);
3503 sky2_set_multicast(dev);
3504 imask |= portirq_msk[i];
3505 netif_wake_queue(dev);
3506 }
3507
3508 if (hw->flags & SKY2_HW_IRQ_SETUP) {
3509 sky2_write32(hw, B0_IMSK, imask);
3510 sky2_read32(hw, B0_IMSK);
3511 sky2_read32(hw, B0_Y2_SP_LISR);
3512 napi_enable(&hw->napi);
3513 }
3514 }
3515
3516 static void sky2_restart(struct work_struct *work)
3517 {
3518 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
3519
3520 rtnl_lock();
3521
3522 sky2_all_down(hw);
3523 sky2_reset(hw);
3524 sky2_all_up(hw);
3525
3526 rtnl_unlock();
3527 }
3528
3529 static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3530 {
3531 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3532 }
3533
3534 static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3535 {
3536 const struct sky2_port *sky2 = netdev_priv(dev);
3537
3538 wol->supported = sky2_wol_supported(sky2->hw);
3539 wol->wolopts = sky2->wol;
3540 }
3541
3542 static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3543 {
3544 struct sky2_port *sky2 = netdev_priv(dev);
3545 struct sky2_hw *hw = sky2->hw;
3546 bool enable_wakeup = false;
3547 int i;
3548
3549 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw)) ||
3550 !device_can_wakeup(&hw->pdev->dev))
3551 return -EOPNOTSUPP;
3552
3553 sky2->wol = wol->wolopts;
3554
3555 for (i = 0; i < hw->ports; i++) {
3556 struct net_device *dev = hw->dev[i];
3557 struct sky2_port *sky2 = netdev_priv(dev);
3558
3559 if (sky2->wol)
3560 enable_wakeup = true;
3561 }
3562 device_set_wakeup_enable(&hw->pdev->dev, enable_wakeup);
3563
3564 return 0;
3565 }
3566
3567 static u32 sky2_supported_modes(const struct sky2_hw *hw)
3568 {
3569 if (sky2_is_copper(hw)) {
3570 u32 modes = SUPPORTED_10baseT_Half
3571 | SUPPORTED_10baseT_Full
3572 | SUPPORTED_100baseT_Half
3573 | SUPPORTED_100baseT_Full;
3574
3575 if (hw->flags & SKY2_HW_GIGABIT)
3576 modes |= SUPPORTED_1000baseT_Half
3577 | SUPPORTED_1000baseT_Full;
3578 return modes;
3579 } else
3580 return SUPPORTED_1000baseT_Half
3581 | SUPPORTED_1000baseT_Full;
3582 }
3583
3584 static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3585 {
3586 struct sky2_port *sky2 = netdev_priv(dev);
3587 struct sky2_hw *hw = sky2->hw;
3588
3589 ecmd->transceiver = XCVR_INTERNAL;
3590 ecmd->supported = sky2_supported_modes(hw);
3591 ecmd->phy_address = PHY_ADDR_MARV;
3592 if (sky2_is_copper(hw)) {
3593 ecmd->port = PORT_TP;
3594 ethtool_cmd_speed_set(ecmd, sky2->speed);
3595 ecmd->supported |= SUPPORTED_Autoneg | SUPPORTED_TP;
3596 } else {
3597 ethtool_cmd_speed_set(ecmd, SPEED_1000);
3598 ecmd->port = PORT_FIBRE;
3599 ecmd->supported |= SUPPORTED_Autoneg | SUPPORTED_FIBRE;
3600 }
3601
3602 ecmd->advertising = sky2->advertising;
3603 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_SPEED)
3604 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
3605 ecmd->duplex = sky2->duplex;
3606 return 0;
3607 }
3608
3609 static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3610 {
3611 struct sky2_port *sky2 = netdev_priv(dev);
3612 const struct sky2_hw *hw = sky2->hw;
3613 u32 supported = sky2_supported_modes(hw);
3614
3615 if (ecmd->autoneg == AUTONEG_ENABLE) {
3616 if (ecmd->advertising & ~supported)
3617 return -EINVAL;
3618
3619 if (sky2_is_copper(hw))
3620 sky2->advertising = ecmd->advertising |
3621 ADVERTISED_TP |
3622 ADVERTISED_Autoneg;
3623 else
3624 sky2->advertising = ecmd->advertising |
3625 ADVERTISED_FIBRE |
3626 ADVERTISED_Autoneg;
3627
3628 sky2->flags |= SKY2_FLAG_AUTO_SPEED;
3629 sky2->duplex = -1;
3630 sky2->speed = -1;
3631 } else {
3632 u32 setting;
3633 u32 speed = ethtool_cmd_speed(ecmd);
3634
3635 switch (speed) {
3636 case SPEED_1000:
3637 if (ecmd->duplex == DUPLEX_FULL)
3638 setting = SUPPORTED_1000baseT_Full;
3639 else if (ecmd->duplex == DUPLEX_HALF)
3640 setting = SUPPORTED_1000baseT_Half;
3641 else
3642 return -EINVAL;
3643 break;
3644 case SPEED_100:
3645 if (ecmd->duplex == DUPLEX_FULL)
3646 setting = SUPPORTED_100baseT_Full;
3647 else if (ecmd->duplex == DUPLEX_HALF)
3648 setting = SUPPORTED_100baseT_Half;
3649 else
3650 return -EINVAL;
3651 break;
3652
3653 case SPEED_10:
3654 if (ecmd->duplex == DUPLEX_FULL)
3655 setting = SUPPORTED_10baseT_Full;
3656 else if (ecmd->duplex == DUPLEX_HALF)
3657 setting = SUPPORTED_10baseT_Half;
3658 else
3659 return -EINVAL;
3660 break;
3661 default:
3662 return -EINVAL;
3663 }
3664
3665 if ((setting & supported) == 0)
3666 return -EINVAL;
3667
3668 sky2->speed = speed;
3669 sky2->duplex = ecmd->duplex;
3670 sky2->flags &= ~SKY2_FLAG_AUTO_SPEED;
3671 }
3672
3673 if (netif_running(dev)) {
3674 sky2_phy_reinit(sky2);
3675 sky2_set_multicast(dev);
3676 }
3677
3678 return 0;
3679 }
3680
3681 static void sky2_get_drvinfo(struct net_device *dev,
3682 struct ethtool_drvinfo *info)
3683 {
3684 struct sky2_port *sky2 = netdev_priv(dev);
3685
3686 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
3687 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
3688 strlcpy(info->bus_info, pci_name(sky2->hw->pdev),
3689 sizeof(info->bus_info));
3690 }
3691
3692 static const struct sky2_stat {
3693 char name[ETH_GSTRING_LEN];
3694 u16 offset;
3695 } sky2_stats[] = {
3696 { "tx_bytes", GM_TXO_OK_HI },
3697 { "rx_bytes", GM_RXO_OK_HI },
3698 { "tx_broadcast", GM_TXF_BC_OK },
3699 { "rx_broadcast", GM_RXF_BC_OK },
3700 { "tx_multicast", GM_TXF_MC_OK },
3701 { "rx_multicast", GM_RXF_MC_OK },
3702 { "tx_unicast", GM_TXF_UC_OK },
3703 { "rx_unicast", GM_RXF_UC_OK },
3704 { "tx_mac_pause", GM_TXF_MPAUSE },
3705 { "rx_mac_pause", GM_RXF_MPAUSE },
3706 { "collisions", GM_TXF_COL },
3707 { "late_collision",GM_TXF_LAT_COL },
3708 { "aborted", GM_TXF_ABO_COL },
3709 { "single_collisions", GM_TXF_SNG_COL },
3710 { "multi_collisions", GM_TXF_MUL_COL },
3711
3712 { "rx_short", GM_RXF_SHT },
3713 { "rx_runt", GM_RXE_FRAG },
3714 { "rx_64_byte_packets", GM_RXF_64B },
3715 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3716 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3717 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3718 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3719 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3720 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
3721 { "rx_too_long", GM_RXF_LNG_ERR },
3722 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3723 { "rx_jabber", GM_RXF_JAB_PKT },
3724 { "rx_fcs_error", GM_RXF_FCS_ERR },
3725
3726 { "tx_64_byte_packets", GM_TXF_64B },
3727 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3728 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3729 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3730 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3731 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3732 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3733 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
3734 };
3735
3736 static u32 sky2_get_msglevel(struct net_device *netdev)
3737 {
3738 struct sky2_port *sky2 = netdev_priv(netdev);
3739 return sky2->msg_enable;
3740 }
3741
3742 static int sky2_nway_reset(struct net_device *dev)
3743 {
3744 struct sky2_port *sky2 = netdev_priv(dev);
3745
3746 if (!netif_running(dev) || !(sky2->flags & SKY2_FLAG_AUTO_SPEED))
3747 return -EINVAL;
3748
3749 sky2_phy_reinit(sky2);
3750 sky2_set_multicast(dev);
3751
3752 return 0;
3753 }
3754
3755 static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
3756 {
3757 struct sky2_hw *hw = sky2->hw;
3758 unsigned port = sky2->port;
3759 int i;
3760
3761 data[0] = get_stats64(hw, port, GM_TXO_OK_LO);
3762 data[1] = get_stats64(hw, port, GM_RXO_OK_LO);
3763
3764 for (i = 2; i < count; i++)
3765 data[i] = get_stats32(hw, port, sky2_stats[i].offset);
3766 }
3767
3768 static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3769 {
3770 struct sky2_port *sky2 = netdev_priv(netdev);
3771 sky2->msg_enable = value;
3772 }
3773
3774 static int sky2_get_sset_count(struct net_device *dev, int sset)
3775 {
3776 switch (sset) {
3777 case ETH_SS_STATS:
3778 return ARRAY_SIZE(sky2_stats);
3779 default:
3780 return -EOPNOTSUPP;
3781 }
3782 }
3783
3784 static void sky2_get_ethtool_stats(struct net_device *dev,
3785 struct ethtool_stats *stats, u64 * data)
3786 {
3787 struct sky2_port *sky2 = netdev_priv(dev);
3788
3789 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
3790 }
3791
3792 static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
3793 {
3794 int i;
3795
3796 switch (stringset) {
3797 case ETH_SS_STATS:
3798 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3799 memcpy(data + i * ETH_GSTRING_LEN,
3800 sky2_stats[i].name, ETH_GSTRING_LEN);
3801 break;
3802 }
3803 }
3804
3805 static int sky2_set_mac_address(struct net_device *dev, void *p)
3806 {
3807 struct sky2_port *sky2 = netdev_priv(dev);
3808 struct sky2_hw *hw = sky2->hw;
3809 unsigned port = sky2->port;
3810 const struct sockaddr *addr = p;
3811
3812 if (!is_valid_ether_addr(addr->sa_data))
3813 return -EADDRNOTAVAIL;
3814
3815 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
3816 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
3817 dev->dev_addr, ETH_ALEN);
3818 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
3819 dev->dev_addr, ETH_ALEN);
3820
3821 /* virtual address for data */
3822 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3823
3824 /* physical address: used for pause frames */
3825 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
3826
3827 return 0;
3828 }
3829
3830 static inline void sky2_add_filter(u8 filter[8], const u8 *addr)
3831 {
3832 u32 bit;
3833
3834 bit = ether_crc(ETH_ALEN, addr) & 63;
3835 filter[bit >> 3] |= 1 << (bit & 7);
3836 }
3837
3838 static void sky2_set_multicast(struct net_device *dev)
3839 {
3840 struct sky2_port *sky2 = netdev_priv(dev);
3841 struct sky2_hw *hw = sky2->hw;
3842 unsigned port = sky2->port;
3843 struct netdev_hw_addr *ha;
3844 u16 reg;
3845 u8 filter[8];
3846 int rx_pause;
3847 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
3848
3849 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
3850 memset(filter, 0, sizeof(filter));
3851
3852 reg = gma_read16(hw, port, GM_RX_CTRL);
3853 reg |= GM_RXCR_UCF_ENA;
3854
3855 if (dev->flags & IFF_PROMISC) /* promiscuous */
3856 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
3857 else if (dev->flags & IFF_ALLMULTI)
3858 memset(filter, 0xff, sizeof(filter));
3859 else if (netdev_mc_empty(dev) && !rx_pause)
3860 reg &= ~GM_RXCR_MCF_ENA;
3861 else {
3862 reg |= GM_RXCR_MCF_ENA;
3863
3864 if (rx_pause)
3865 sky2_add_filter(filter, pause_mc_addr);
3866
3867 netdev_for_each_mc_addr(ha, dev)
3868 sky2_add_filter(filter, ha->addr);
3869 }
3870
3871 gma_write16(hw, port, GM_MC_ADDR_H1,
3872 (u16) filter[0] | ((u16) filter[1] << 8));
3873 gma_write16(hw, port, GM_MC_ADDR_H2,
3874 (u16) filter[2] | ((u16) filter[3] << 8));
3875 gma_write16(hw, port, GM_MC_ADDR_H3,
3876 (u16) filter[4] | ((u16) filter[5] << 8));
3877 gma_write16(hw, port, GM_MC_ADDR_H4,
3878 (u16) filter[6] | ((u16) filter[7] << 8));
3879
3880 gma_write16(hw, port, GM_RX_CTRL, reg);
3881 }
3882
3883 static struct rtnl_link_stats64 *sky2_get_stats(struct net_device *dev,
3884 struct rtnl_link_stats64 *stats)
3885 {
3886 struct sky2_port *sky2 = netdev_priv(dev);
3887 struct sky2_hw *hw = sky2->hw;
3888 unsigned port = sky2->port;
3889 unsigned int start;
3890 u64 _bytes, _packets;
3891
3892 do {
3893 start = u64_stats_fetch_begin_bh(&sky2->rx_stats.syncp);
3894 _bytes = sky2->rx_stats.bytes;
3895 _packets = sky2->rx_stats.packets;
3896 } while (u64_stats_fetch_retry_bh(&sky2->rx_stats.syncp, start));
3897
3898 stats->rx_packets = _packets;
3899 stats->rx_bytes = _bytes;
3900
3901 do {
3902 start = u64_stats_fetch_begin_bh(&sky2->tx_stats.syncp);
3903 _bytes = sky2->tx_stats.bytes;
3904 _packets = sky2->tx_stats.packets;
3905 } while (u64_stats_fetch_retry_bh(&sky2->tx_stats.syncp, start));
3906
3907 stats->tx_packets = _packets;
3908 stats->tx_bytes = _bytes;
3909
3910 stats->multicast = get_stats32(hw, port, GM_RXF_MC_OK)
3911 + get_stats32(hw, port, GM_RXF_BC_OK);
3912
3913 stats->collisions = get_stats32(hw, port, GM_TXF_COL);
3914
3915 stats->rx_length_errors = get_stats32(hw, port, GM_RXF_LNG_ERR);
3916 stats->rx_crc_errors = get_stats32(hw, port, GM_RXF_FCS_ERR);
3917 stats->rx_frame_errors = get_stats32(hw, port, GM_RXF_SHT)
3918 + get_stats32(hw, port, GM_RXE_FRAG);
3919 stats->rx_over_errors = get_stats32(hw, port, GM_RXE_FIFO_OV);
3920
3921 stats->rx_dropped = dev->stats.rx_dropped;
3922 stats->rx_fifo_errors = dev->stats.rx_fifo_errors;
3923 stats->tx_fifo_errors = dev->stats.tx_fifo_errors;
3924
3925 return stats;
3926 }
3927
3928 /* Can have one global because blinking is controlled by
3929 * ethtool and that is always under RTNL mutex
3930 */
3931 static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
3932 {
3933 struct sky2_hw *hw = sky2->hw;
3934 unsigned port = sky2->port;
3935
3936 spin_lock_bh(&sky2->phy_lock);
3937 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3938 hw->chip_id == CHIP_ID_YUKON_EX ||
3939 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3940 u16 pg;
3941 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3942 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
3943
3944 switch (mode) {
3945 case MO_LED_OFF:
3946 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3947 PHY_M_LEDC_LOS_CTRL(8) |
3948 PHY_M_LEDC_INIT_CTRL(8) |
3949 PHY_M_LEDC_STA1_CTRL(8) |
3950 PHY_M_LEDC_STA0_CTRL(8));
3951 break;
3952 case MO_LED_ON:
3953 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3954 PHY_M_LEDC_LOS_CTRL(9) |
3955 PHY_M_LEDC_INIT_CTRL(9) |
3956 PHY_M_LEDC_STA1_CTRL(9) |
3957 PHY_M_LEDC_STA0_CTRL(9));
3958 break;
3959 case MO_LED_BLINK:
3960 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3961 PHY_M_LEDC_LOS_CTRL(0xa) |
3962 PHY_M_LEDC_INIT_CTRL(0xa) |
3963 PHY_M_LEDC_STA1_CTRL(0xa) |
3964 PHY_M_LEDC_STA0_CTRL(0xa));
3965 break;
3966 case MO_LED_NORM:
3967 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3968 PHY_M_LEDC_LOS_CTRL(1) |
3969 PHY_M_LEDC_INIT_CTRL(8) |
3970 PHY_M_LEDC_STA1_CTRL(7) |
3971 PHY_M_LEDC_STA0_CTRL(7));
3972 }
3973
3974 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3975 } else
3976 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
3977 PHY_M_LED_MO_DUP(mode) |
3978 PHY_M_LED_MO_10(mode) |
3979 PHY_M_LED_MO_100(mode) |
3980 PHY_M_LED_MO_1000(mode) |
3981 PHY_M_LED_MO_RX(mode) |
3982 PHY_M_LED_MO_TX(mode));
3983
3984 spin_unlock_bh(&sky2->phy_lock);
3985 }
3986
3987 /* blink LED's for finding board */
3988 static int sky2_set_phys_id(struct net_device *dev,
3989 enum ethtool_phys_id_state state)
3990 {
3991 struct sky2_port *sky2 = netdev_priv(dev);
3992
3993 switch (state) {
3994 case ETHTOOL_ID_ACTIVE:
3995 return 1; /* cycle on/off once per second */
3996 case ETHTOOL_ID_INACTIVE:
3997 sky2_led(sky2, MO_LED_NORM);
3998 break;
3999 case ETHTOOL_ID_ON:
4000 sky2_led(sky2, MO_LED_ON);
4001 break;
4002 case ETHTOOL_ID_OFF:
4003 sky2_led(sky2, MO_LED_OFF);
4004 break;
4005 }
4006
4007 return 0;
4008 }
4009
4010 static void sky2_get_pauseparam(struct net_device *dev,
4011 struct ethtool_pauseparam *ecmd)
4012 {
4013 struct sky2_port *sky2 = netdev_priv(dev);
4014
4015 switch (sky2->flow_mode) {
4016 case FC_NONE:
4017 ecmd->tx_pause = ecmd->rx_pause = 0;
4018 break;
4019 case FC_TX:
4020 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
4021 break;
4022 case FC_RX:
4023 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
4024 break;
4025 case FC_BOTH:
4026 ecmd->tx_pause = ecmd->rx_pause = 1;
4027 }
4028
4029 ecmd->autoneg = (sky2->flags & SKY2_FLAG_AUTO_PAUSE)
4030 ? AUTONEG_ENABLE : AUTONEG_DISABLE;
4031 }
4032
4033 static int sky2_set_pauseparam(struct net_device *dev,
4034 struct ethtool_pauseparam *ecmd)
4035 {
4036 struct sky2_port *sky2 = netdev_priv(dev);
4037
4038 if (ecmd->autoneg == AUTONEG_ENABLE)
4039 sky2->flags |= SKY2_FLAG_AUTO_PAUSE;
4040 else
4041 sky2->flags &= ~SKY2_FLAG_AUTO_PAUSE;
4042
4043 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
4044
4045 if (netif_running(dev))
4046 sky2_phy_reinit(sky2);
4047
4048 return 0;
4049 }
4050
4051 static int sky2_get_coalesce(struct net_device *dev,
4052 struct ethtool_coalesce *ecmd)
4053 {
4054 struct sky2_port *sky2 = netdev_priv(dev);
4055 struct sky2_hw *hw = sky2->hw;
4056
4057 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
4058 ecmd->tx_coalesce_usecs = 0;
4059 else {
4060 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
4061 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
4062 }
4063 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
4064
4065 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
4066 ecmd->rx_coalesce_usecs = 0;
4067 else {
4068 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
4069 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
4070 }
4071 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
4072
4073 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
4074 ecmd->rx_coalesce_usecs_irq = 0;
4075 else {
4076 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
4077 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
4078 }
4079
4080 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
4081
4082 return 0;
4083 }
4084
4085 /* Note: this affect both ports */
4086 static int sky2_set_coalesce(struct net_device *dev,
4087 struct ethtool_coalesce *ecmd)
4088 {
4089 struct sky2_port *sky2 = netdev_priv(dev);
4090 struct sky2_hw *hw = sky2->hw;
4091 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
4092
4093 if (ecmd->tx_coalesce_usecs > tmax ||
4094 ecmd->rx_coalesce_usecs > tmax ||
4095 ecmd->rx_coalesce_usecs_irq > tmax)
4096 return -EINVAL;
4097
4098 if (ecmd->tx_max_coalesced_frames >= sky2->tx_ring_size-1)
4099 return -EINVAL;
4100 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
4101 return -EINVAL;
4102 if (ecmd->rx_max_coalesced_frames_irq > RX_MAX_PENDING)
4103 return -EINVAL;
4104
4105 if (ecmd->tx_coalesce_usecs == 0)
4106 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
4107 else {
4108 sky2_write32(hw, STAT_TX_TIMER_INI,
4109 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
4110 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
4111 }
4112 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
4113
4114 if (ecmd->rx_coalesce_usecs == 0)
4115 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
4116 else {
4117 sky2_write32(hw, STAT_LEV_TIMER_INI,
4118 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
4119 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
4120 }
4121 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
4122
4123 if (ecmd->rx_coalesce_usecs_irq == 0)
4124 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
4125 else {
4126 sky2_write32(hw, STAT_ISR_TIMER_INI,
4127 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
4128 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
4129 }
4130 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
4131 return 0;
4132 }
4133
4134 /*
4135 * Hardware is limited to min of 128 and max of 2048 for ring size
4136 * and rounded up to next power of two
4137 * to avoid division in modulus calclation
4138 */
4139 static unsigned long roundup_ring_size(unsigned long pending)
4140 {
4141 return max(128ul, roundup_pow_of_two(pending+1));
4142 }
4143
4144 static void sky2_get_ringparam(struct net_device *dev,
4145 struct ethtool_ringparam *ering)
4146 {
4147 struct sky2_port *sky2 = netdev_priv(dev);
4148
4149 ering->rx_max_pending = RX_MAX_PENDING;
4150 ering->tx_max_pending = TX_MAX_PENDING;
4151
4152 ering->rx_pending = sky2->rx_pending;
4153 ering->tx_pending = sky2->tx_pending;
4154 }
4155
4156 static int sky2_set_ringparam(struct net_device *dev,
4157 struct ethtool_ringparam *ering)
4158 {
4159 struct sky2_port *sky2 = netdev_priv(dev);
4160
4161 if (ering->rx_pending > RX_MAX_PENDING ||
4162 ering->rx_pending < 8 ||
4163 ering->tx_pending < TX_MIN_PENDING ||
4164 ering->tx_pending > TX_MAX_PENDING)
4165 return -EINVAL;
4166
4167 sky2_detach(dev);
4168
4169 sky2->rx_pending = ering->rx_pending;
4170 sky2->tx_pending = ering->tx_pending;
4171 sky2->tx_ring_size = roundup_ring_size(sky2->tx_pending);
4172
4173 return sky2_reattach(dev);
4174 }
4175
4176 static int sky2_get_regs_len(struct net_device *dev)
4177 {
4178 return 0x4000;
4179 }
4180
4181 static int sky2_reg_access_ok(struct sky2_hw *hw, unsigned int b)
4182 {
4183 /* This complicated switch statement is to make sure and
4184 * only access regions that are unreserved.
4185 * Some blocks are only valid on dual port cards.
4186 */
4187 switch (b) {
4188 /* second port */
4189 case 5: /* Tx Arbiter 2 */
4190 case 9: /* RX2 */
4191 case 14 ... 15: /* TX2 */
4192 case 17: case 19: /* Ram Buffer 2 */
4193 case 22 ... 23: /* Tx Ram Buffer 2 */
4194 case 25: /* Rx MAC Fifo 1 */
4195 case 27: /* Tx MAC Fifo 2 */
4196 case 31: /* GPHY 2 */
4197 case 40 ... 47: /* Pattern Ram 2 */
4198 case 52: case 54: /* TCP Segmentation 2 */
4199 case 112 ... 116: /* GMAC 2 */
4200 return hw->ports > 1;
4201
4202 case 0: /* Control */
4203 case 2: /* Mac address */
4204 case 4: /* Tx Arbiter 1 */
4205 case 7: /* PCI express reg */
4206 case 8: /* RX1 */
4207 case 12 ... 13: /* TX1 */
4208 case 16: case 18:/* Rx Ram Buffer 1 */
4209 case 20 ... 21: /* Tx Ram Buffer 1 */
4210 case 24: /* Rx MAC Fifo 1 */
4211 case 26: /* Tx MAC Fifo 1 */
4212 case 28 ... 29: /* Descriptor and status unit */
4213 case 30: /* GPHY 1*/
4214 case 32 ... 39: /* Pattern Ram 1 */
4215 case 48: case 50: /* TCP Segmentation 1 */
4216 case 56 ... 60: /* PCI space */
4217 case 80 ... 84: /* GMAC 1 */
4218 return 1;
4219
4220 default:
4221 return 0;
4222 }
4223 }
4224
4225 /*
4226 * Returns copy of control register region
4227 * Note: ethtool_get_regs always provides full size (16k) buffer
4228 */
4229 static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
4230 void *p)
4231 {
4232 const struct sky2_port *sky2 = netdev_priv(dev);
4233 const void __iomem *io = sky2->hw->regs;
4234 unsigned int b;
4235
4236 regs->version = 1;
4237
4238 for (b = 0; b < 128; b++) {
4239 /* skip poisonous diagnostic ram region in block 3 */
4240 if (b == 3)
4241 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
4242 else if (sky2_reg_access_ok(sky2->hw, b))
4243 memcpy_fromio(p, io, 128);
4244 else
4245 memset(p, 0, 128);
4246
4247 p += 128;
4248 io += 128;
4249 }
4250 }
4251
4252 static int sky2_get_eeprom_len(struct net_device *dev)
4253 {
4254 struct sky2_port *sky2 = netdev_priv(dev);
4255 struct sky2_hw *hw = sky2->hw;
4256 u16 reg2;
4257
4258 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
4259 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
4260 }
4261
4262 static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
4263 {
4264 unsigned long start = jiffies;
4265
4266 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
4267 /* Can take up to 10.6 ms for write */
4268 if (time_after(jiffies, start + HZ/4)) {
4269 dev_err(&hw->pdev->dev, "VPD cycle timed out\n");
4270 return -ETIMEDOUT;
4271 }
4272 mdelay(1);
4273 }
4274
4275 return 0;
4276 }
4277
4278 static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
4279 u16 offset, size_t length)
4280 {
4281 int rc = 0;
4282
4283 while (length > 0) {
4284 u32 val;
4285
4286 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
4287 rc = sky2_vpd_wait(hw, cap, 0);
4288 if (rc)
4289 break;
4290
4291 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
4292
4293 memcpy(data, &val, min(sizeof(val), length));
4294 offset += sizeof(u32);
4295 data += sizeof(u32);
4296 length -= sizeof(u32);
4297 }
4298
4299 return rc;
4300 }
4301
4302 static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
4303 u16 offset, unsigned int length)
4304 {
4305 unsigned int i;
4306 int rc = 0;
4307
4308 for (i = 0; i < length; i += sizeof(u32)) {
4309 u32 val = *(u32 *)(data + i);
4310
4311 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
4312 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
4313
4314 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
4315 if (rc)
4316 break;
4317 }
4318 return rc;
4319 }
4320
4321 static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
4322 u8 *data)
4323 {
4324 struct sky2_port *sky2 = netdev_priv(dev);
4325 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
4326
4327 if (!cap)
4328 return -EINVAL;
4329
4330 eeprom->magic = SKY2_EEPROM_MAGIC;
4331
4332 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
4333 }
4334
4335 static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
4336 u8 *data)
4337 {
4338 struct sky2_port *sky2 = netdev_priv(dev);
4339 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
4340
4341 if (!cap)
4342 return -EINVAL;
4343
4344 if (eeprom->magic != SKY2_EEPROM_MAGIC)
4345 return -EINVAL;
4346
4347 /* Partial writes not supported */
4348 if ((eeprom->offset & 3) || (eeprom->len & 3))
4349 return -EINVAL;
4350
4351 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
4352 }
4353
4354 static netdev_features_t sky2_fix_features(struct net_device *dev,
4355 netdev_features_t features)
4356 {
4357 const struct sky2_port *sky2 = netdev_priv(dev);
4358 const struct sky2_hw *hw = sky2->hw;
4359
4360 /* In order to do Jumbo packets on these chips, need to turn off the
4361 * transmit store/forward. Therefore checksum offload won't work.
4362 */
4363 if (dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U) {
4364 netdev_info(dev, "checksum offload not possible with jumbo frames\n");
4365 features &= ~(NETIF_F_TSO|NETIF_F_SG|NETIF_F_ALL_CSUM);
4366 }
4367
4368 /* Some hardware requires receive checksum for RSS to work. */
4369 if ( (features & NETIF_F_RXHASH) &&
4370 !(features & NETIF_F_RXCSUM) &&
4371 (sky2->hw->flags & SKY2_HW_RSS_CHKSUM)) {
4372 netdev_info(dev, "receive hashing forces receive checksum\n");
4373 features |= NETIF_F_RXCSUM;
4374 }
4375
4376 return features;
4377 }
4378
4379 static int sky2_set_features(struct net_device *dev, netdev_features_t features)
4380 {
4381 struct sky2_port *sky2 = netdev_priv(dev);
4382 netdev_features_t changed = dev->features ^ features;
4383
4384 if (changed & NETIF_F_RXCSUM) {
4385 bool on = features & NETIF_F_RXCSUM;
4386 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
4387 on ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
4388 }
4389
4390 if (changed & NETIF_F_RXHASH)
4391 rx_set_rss(dev, features);
4392
4393 if (changed & (NETIF_F_HW_VLAN_TX|NETIF_F_HW_VLAN_RX))
4394 sky2_vlan_mode(dev, features);
4395
4396 return 0;
4397 }
4398
4399 static const struct ethtool_ops sky2_ethtool_ops = {
4400 .get_settings = sky2_get_settings,
4401 .set_settings = sky2_set_settings,
4402 .get_drvinfo = sky2_get_drvinfo,
4403 .get_wol = sky2_get_wol,
4404 .set_wol = sky2_set_wol,
4405 .get_msglevel = sky2_get_msglevel,
4406 .set_msglevel = sky2_set_msglevel,
4407 .nway_reset = sky2_nway_reset,
4408 .get_regs_len = sky2_get_regs_len,
4409 .get_regs = sky2_get_regs,
4410 .get_link = ethtool_op_get_link,
4411 .get_eeprom_len = sky2_get_eeprom_len,
4412 .get_eeprom = sky2_get_eeprom,
4413 .set_eeprom = sky2_set_eeprom,
4414 .get_strings = sky2_get_strings,
4415 .get_coalesce = sky2_get_coalesce,
4416 .set_coalesce = sky2_set_coalesce,
4417 .get_ringparam = sky2_get_ringparam,
4418 .set_ringparam = sky2_set_ringparam,
4419 .get_pauseparam = sky2_get_pauseparam,
4420 .set_pauseparam = sky2_set_pauseparam,
4421 .set_phys_id = sky2_set_phys_id,
4422 .get_sset_count = sky2_get_sset_count,
4423 .get_ethtool_stats = sky2_get_ethtool_stats,
4424 };
4425
4426 #ifdef CONFIG_SKY2_DEBUG
4427
4428 static struct dentry *sky2_debug;
4429
4430
4431 /*
4432 * Read and parse the first part of Vital Product Data
4433 */
4434 #define VPD_SIZE 128
4435 #define VPD_MAGIC 0x82
4436
4437 static const struct vpd_tag {
4438 char tag[2];
4439 char *label;
4440 } vpd_tags[] = {
4441 { "PN", "Part Number" },
4442 { "EC", "Engineering Level" },
4443 { "MN", "Manufacturer" },
4444 { "SN", "Serial Number" },
4445 { "YA", "Asset Tag" },
4446 { "VL", "First Error Log Message" },
4447 { "VF", "Second Error Log Message" },
4448 { "VB", "Boot Agent ROM Configuration" },
4449 { "VE", "EFI UNDI Configuration" },
4450 };
4451
4452 static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
4453 {
4454 size_t vpd_size;
4455 loff_t offs;
4456 u8 len;
4457 unsigned char *buf;
4458 u16 reg2;
4459
4460 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
4461 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
4462
4463 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
4464 buf = kmalloc(vpd_size, GFP_KERNEL);
4465 if (!buf) {
4466 seq_puts(seq, "no memory!\n");
4467 return;
4468 }
4469
4470 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
4471 seq_puts(seq, "VPD read failed\n");
4472 goto out;
4473 }
4474
4475 if (buf[0] != VPD_MAGIC) {
4476 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
4477 goto out;
4478 }
4479 len = buf[1];
4480 if (len == 0 || len > vpd_size - 4) {
4481 seq_printf(seq, "Invalid id length: %d\n", len);
4482 goto out;
4483 }
4484
4485 seq_printf(seq, "%.*s\n", len, buf + 3);
4486 offs = len + 3;
4487
4488 while (offs < vpd_size - 4) {
4489 int i;
4490
4491 if (!memcmp("RW", buf + offs, 2)) /* end marker */
4492 break;
4493 len = buf[offs + 2];
4494 if (offs + len + 3 >= vpd_size)
4495 break;
4496
4497 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
4498 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
4499 seq_printf(seq, " %s: %.*s\n",
4500 vpd_tags[i].label, len, buf + offs + 3);
4501 break;
4502 }
4503 }
4504 offs += len + 3;
4505 }
4506 out:
4507 kfree(buf);
4508 }
4509
4510 static int sky2_debug_show(struct seq_file *seq, void *v)
4511 {
4512 struct net_device *dev = seq->private;
4513 const struct sky2_port *sky2 = netdev_priv(dev);
4514 struct sky2_hw *hw = sky2->hw;
4515 unsigned port = sky2->port;
4516 unsigned idx, last;
4517 int sop;
4518
4519 sky2_show_vpd(seq, hw);
4520
4521 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
4522 sky2_read32(hw, B0_ISRC),
4523 sky2_read32(hw, B0_IMSK),
4524 sky2_read32(hw, B0_Y2_SP_ICR));
4525
4526 if (!netif_running(dev)) {
4527 seq_printf(seq, "network not running\n");
4528 return 0;
4529 }
4530
4531 napi_disable(&hw->napi);
4532 last = sky2_read16(hw, STAT_PUT_IDX);
4533
4534 seq_printf(seq, "Status ring %u\n", hw->st_size);
4535 if (hw->st_idx == last)
4536 seq_puts(seq, "Status ring (empty)\n");
4537 else {
4538 seq_puts(seq, "Status ring\n");
4539 for (idx = hw->st_idx; idx != last && idx < hw->st_size;
4540 idx = RING_NEXT(idx, hw->st_size)) {
4541 const struct sky2_status_le *le = hw->st_le + idx;
4542 seq_printf(seq, "[%d] %#x %d %#x\n",
4543 idx, le->opcode, le->length, le->status);
4544 }
4545 seq_puts(seq, "\n");
4546 }
4547
4548 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4549 sky2->tx_cons, sky2->tx_prod,
4550 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4551 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4552
4553 /* Dump contents of tx ring */
4554 sop = 1;
4555 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < sky2->tx_ring_size;
4556 idx = RING_NEXT(idx, sky2->tx_ring_size)) {
4557 const struct sky2_tx_le *le = sky2->tx_le + idx;
4558 u32 a = le32_to_cpu(le->addr);
4559
4560 if (sop)
4561 seq_printf(seq, "%u:", idx);
4562 sop = 0;
4563
4564 switch (le->opcode & ~HW_OWNER) {
4565 case OP_ADDR64:
4566 seq_printf(seq, " %#x:", a);
4567 break;
4568 case OP_LRGLEN:
4569 seq_printf(seq, " mtu=%d", a);
4570 break;
4571 case OP_VLAN:
4572 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4573 break;
4574 case OP_TCPLISW:
4575 seq_printf(seq, " csum=%#x", a);
4576 break;
4577 case OP_LARGESEND:
4578 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4579 break;
4580 case OP_PACKET:
4581 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4582 break;
4583 case OP_BUFFER:
4584 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4585 break;
4586 default:
4587 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4588 a, le16_to_cpu(le->length));
4589 }
4590
4591 if (le->ctrl & EOP) {
4592 seq_putc(seq, '\n');
4593 sop = 1;
4594 }
4595 }
4596
4597 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4598 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
4599 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
4600 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4601
4602 sky2_read32(hw, B0_Y2_SP_LISR);
4603 napi_enable(&hw->napi);
4604 return 0;
4605 }
4606
4607 static int sky2_debug_open(struct inode *inode, struct file *file)
4608 {
4609 return single_open(file, sky2_debug_show, inode->i_private);
4610 }
4611
4612 static const struct file_operations sky2_debug_fops = {
4613 .owner = THIS_MODULE,
4614 .open = sky2_debug_open,
4615 .read = seq_read,
4616 .llseek = seq_lseek,
4617 .release = single_release,
4618 };
4619
4620 /*
4621 * Use network device events to create/remove/rename
4622 * debugfs file entries
4623 */
4624 static int sky2_device_event(struct notifier_block *unused,
4625 unsigned long event, void *ptr)
4626 {
4627 struct net_device *dev = ptr;
4628 struct sky2_port *sky2 = netdev_priv(dev);
4629
4630 if (dev->netdev_ops->ndo_open != sky2_open || !sky2_debug)
4631 return NOTIFY_DONE;
4632
4633 switch (event) {
4634 case NETDEV_CHANGENAME:
4635 if (sky2->debugfs) {
4636 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4637 sky2_debug, dev->name);
4638 }
4639 break;
4640
4641 case NETDEV_GOING_DOWN:
4642 if (sky2->debugfs) {
4643 netdev_printk(KERN_DEBUG, dev, "remove debugfs\n");
4644 debugfs_remove(sky2->debugfs);
4645 sky2->debugfs = NULL;
4646 }
4647 break;
4648
4649 case NETDEV_UP:
4650 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4651 sky2_debug, dev,
4652 &sky2_debug_fops);
4653 if (IS_ERR(sky2->debugfs))
4654 sky2->debugfs = NULL;
4655 }
4656
4657 return NOTIFY_DONE;
4658 }
4659
4660 static struct notifier_block sky2_notifier = {
4661 .notifier_call = sky2_device_event,
4662 };
4663
4664
4665 static __init void sky2_debug_init(void)
4666 {
4667 struct dentry *ent;
4668
4669 ent = debugfs_create_dir("sky2", NULL);
4670 if (!ent || IS_ERR(ent))
4671 return;
4672
4673 sky2_debug = ent;
4674 register_netdevice_notifier(&sky2_notifier);
4675 }
4676
4677 static __exit void sky2_debug_cleanup(void)
4678 {
4679 if (sky2_debug) {
4680 unregister_netdevice_notifier(&sky2_notifier);
4681 debugfs_remove(sky2_debug);
4682 sky2_debug = NULL;
4683 }
4684 }
4685
4686 #else
4687 #define sky2_debug_init()
4688 #define sky2_debug_cleanup()
4689 #endif
4690
4691 /* Two copies of network device operations to handle special case of
4692 not allowing netpoll on second port */
4693 static const struct net_device_ops sky2_netdev_ops[2] = {
4694 {
4695 .ndo_open = sky2_open,
4696 .ndo_stop = sky2_close,
4697 .ndo_start_xmit = sky2_xmit_frame,
4698 .ndo_do_ioctl = sky2_ioctl,
4699 .ndo_validate_addr = eth_validate_addr,
4700 .ndo_set_mac_address = sky2_set_mac_address,
4701 .ndo_set_rx_mode = sky2_set_multicast,
4702 .ndo_change_mtu = sky2_change_mtu,
4703 .ndo_fix_features = sky2_fix_features,
4704 .ndo_set_features = sky2_set_features,
4705 .ndo_tx_timeout = sky2_tx_timeout,
4706 .ndo_get_stats64 = sky2_get_stats,
4707 #ifdef CONFIG_NET_POLL_CONTROLLER
4708 .ndo_poll_controller = sky2_netpoll,
4709 #endif
4710 },
4711 {
4712 .ndo_open = sky2_open,
4713 .ndo_stop = sky2_close,
4714 .ndo_start_xmit = sky2_xmit_frame,
4715 .ndo_do_ioctl = sky2_ioctl,
4716 .ndo_validate_addr = eth_validate_addr,
4717 .ndo_set_mac_address = sky2_set_mac_address,
4718 .ndo_set_rx_mode = sky2_set_multicast,
4719 .ndo_change_mtu = sky2_change_mtu,
4720 .ndo_fix_features = sky2_fix_features,
4721 .ndo_set_features = sky2_set_features,
4722 .ndo_tx_timeout = sky2_tx_timeout,
4723 .ndo_get_stats64 = sky2_get_stats,
4724 },
4725 };
4726
4727 /* Initialize network device */
4728 static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
4729 unsigned port,
4730 int highmem, int wol)
4731 {
4732 struct sky2_port *sky2;
4733 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4734
4735 if (!dev)
4736 return NULL;
4737
4738 SET_NETDEV_DEV(dev, &hw->pdev->dev);
4739 dev->irq = hw->pdev->irq;
4740 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
4741 dev->watchdog_timeo = TX_WATCHDOG;
4742 dev->netdev_ops = &sky2_netdev_ops[port];
4743
4744 sky2 = netdev_priv(dev);
4745 sky2->netdev = dev;
4746 sky2->hw = hw;
4747 sky2->msg_enable = netif_msg_init(debug, default_msg);
4748
4749 /* Auto speed and flow control */
4750 sky2->flags = SKY2_FLAG_AUTO_SPEED | SKY2_FLAG_AUTO_PAUSE;
4751 if (hw->chip_id != CHIP_ID_YUKON_XL)
4752 dev->hw_features |= NETIF_F_RXCSUM;
4753
4754 sky2->flow_mode = FC_BOTH;
4755
4756 sky2->duplex = -1;
4757 sky2->speed = -1;
4758 sky2->advertising = sky2_supported_modes(hw);
4759 sky2->wol = wol;
4760
4761 spin_lock_init(&sky2->phy_lock);
4762
4763 sky2->tx_pending = TX_DEF_PENDING;
4764 sky2->tx_ring_size = roundup_ring_size(TX_DEF_PENDING);
4765 sky2->rx_pending = RX_DEF_PENDING;
4766
4767 hw->dev[port] = dev;
4768
4769 sky2->port = port;
4770
4771 dev->hw_features |= NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_TSO;
4772
4773 if (highmem)
4774 dev->features |= NETIF_F_HIGHDMA;
4775
4776 /* Enable receive hashing unless hardware is known broken */
4777 if (!(hw->flags & SKY2_HW_RSS_BROKEN))
4778 dev->hw_features |= NETIF_F_RXHASH;
4779
4780 if (!(hw->flags & SKY2_HW_VLAN_BROKEN)) {
4781 dev->hw_features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
4782 dev->vlan_features |= SKY2_VLAN_OFFLOADS;
4783 }
4784
4785 dev->features |= dev->hw_features;
4786
4787 /* read the mac address */
4788 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
4789 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
4790
4791 return dev;
4792 }
4793
4794 static void __devinit sky2_show_addr(struct net_device *dev)
4795 {
4796 const struct sky2_port *sky2 = netdev_priv(dev);
4797
4798 netif_info(sky2, probe, dev, "addr %pM\n", dev->dev_addr);
4799 }
4800
4801 /* Handle software interrupt used during MSI test */
4802 static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
4803 {
4804 struct sky2_hw *hw = dev_id;
4805 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4806
4807 if (status == 0)
4808 return IRQ_NONE;
4809
4810 if (status & Y2_IS_IRQ_SW) {
4811 hw->flags |= SKY2_HW_USE_MSI;
4812 wake_up(&hw->msi_wait);
4813 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4814 }
4815 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4816
4817 return IRQ_HANDLED;
4818 }
4819
4820 /* Test interrupt path by forcing a a software IRQ */
4821 static int __devinit sky2_test_msi(struct sky2_hw *hw)
4822 {
4823 struct pci_dev *pdev = hw->pdev;
4824 int err;
4825
4826 init_waitqueue_head(&hw->msi_wait);
4827
4828 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
4829 if (err) {
4830 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
4831 return err;
4832 }
4833
4834 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4835
4836 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
4837 sky2_read8(hw, B0_CTST);
4838
4839 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
4840
4841 if (!(hw->flags & SKY2_HW_USE_MSI)) {
4842 /* MSI test failed, go back to INTx mode */
4843 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4844 "switching to INTx mode.\n");
4845
4846 err = -EOPNOTSUPP;
4847 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4848 }
4849
4850 sky2_write32(hw, B0_IMSK, 0);
4851 sky2_read32(hw, B0_IMSK);
4852
4853 free_irq(pdev->irq, hw);
4854
4855 return err;
4856 }
4857
4858 /* This driver supports yukon2 chipset only */
4859 static const char *sky2_name(u8 chipid, char *buf, int sz)
4860 {
4861 const char *name[] = {
4862 "XL", /* 0xb3 */
4863 "EC Ultra", /* 0xb4 */
4864 "Extreme", /* 0xb5 */
4865 "EC", /* 0xb6 */
4866 "FE", /* 0xb7 */
4867 "FE+", /* 0xb8 */
4868 "Supreme", /* 0xb9 */
4869 "UL 2", /* 0xba */
4870 "Unknown", /* 0xbb */
4871 "Optima", /* 0xbc */
4872 "Optima Prime", /* 0xbd */
4873 "Optima 2", /* 0xbe */
4874 };
4875
4876 if (chipid >= CHIP_ID_YUKON_XL && chipid <= CHIP_ID_YUKON_OP_2)
4877 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4878 else
4879 snprintf(buf, sz, "(chip %#x)", chipid);
4880 return buf;
4881 }
4882
4883 static int __devinit sky2_probe(struct pci_dev *pdev,
4884 const struct pci_device_id *ent)
4885 {
4886 struct net_device *dev, *dev1;
4887 struct sky2_hw *hw;
4888 int err, using_dac = 0, wol_default;
4889 u32 reg;
4890 char buf1[16];
4891
4892 err = pci_enable_device(pdev);
4893 if (err) {
4894 dev_err(&pdev->dev, "cannot enable PCI device\n");
4895 goto err_out;
4896 }
4897
4898 /* Get configuration information
4899 * Note: only regular PCI config access once to test for HW issues
4900 * other PCI access through shared memory for speed and to
4901 * avoid MMCONFIG problems.
4902 */
4903 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4904 if (err) {
4905 dev_err(&pdev->dev, "PCI read config failed\n");
4906 goto err_out;
4907 }
4908
4909 if (~reg == 0) {
4910 dev_err(&pdev->dev, "PCI configuration read error\n");
4911 goto err_out;
4912 }
4913
4914 err = pci_request_regions(pdev, DRV_NAME);
4915 if (err) {
4916 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
4917 goto err_out_disable;
4918 }
4919
4920 pci_set_master(pdev);
4921
4922 if (sizeof(dma_addr_t) > sizeof(u32) &&
4923 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
4924 using_dac = 1;
4925 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
4926 if (err < 0) {
4927 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4928 "for consistent allocations\n");
4929 goto err_out_free_regions;
4930 }
4931 } else {
4932 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
4933 if (err) {
4934 dev_err(&pdev->dev, "no usable DMA configuration\n");
4935 goto err_out_free_regions;
4936 }
4937 }
4938
4939
4940 #ifdef __BIG_ENDIAN
4941 /* The sk98lin vendor driver uses hardware byte swapping but
4942 * this driver uses software swapping.
4943 */
4944 reg &= ~PCI_REV_DESC;
4945 err = pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
4946 if (err) {
4947 dev_err(&pdev->dev, "PCI write config failed\n");
4948 goto err_out_free_regions;
4949 }
4950 #endif
4951
4952 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
4953
4954 err = -ENOMEM;
4955
4956 hw = kzalloc(sizeof(*hw) + strlen(DRV_NAME "@pci:")
4957 + strlen(pci_name(pdev)) + 1, GFP_KERNEL);
4958 if (!hw) {
4959 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
4960 goto err_out_free_regions;
4961 }
4962
4963 hw->pdev = pdev;
4964 sprintf(hw->irq_name, DRV_NAME "@pci:%s", pci_name(pdev));
4965
4966 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4967 if (!hw->regs) {
4968 dev_err(&pdev->dev, "cannot map device registers\n");
4969 goto err_out_free_hw;
4970 }
4971
4972 err = sky2_init(hw);
4973 if (err)
4974 goto err_out_iounmap;
4975
4976 /* ring for status responses */
4977 hw->st_size = hw->ports * roundup_pow_of_two(3*RX_MAX_PENDING + TX_MAX_PENDING);
4978 hw->st_le = pci_alloc_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le),
4979 &hw->st_dma);
4980 if (!hw->st_le)
4981 goto err_out_reset;
4982
4983 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4984 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
4985
4986 sky2_reset(hw);
4987
4988 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
4989 if (!dev) {
4990 err = -ENOMEM;
4991 goto err_out_free_pci;
4992 }
4993
4994 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4995 err = sky2_test_msi(hw);
4996 if (err == -EOPNOTSUPP)
4997 pci_disable_msi(pdev);
4998 else if (err)
4999 goto err_out_free_netdev;
5000 }
5001
5002 err = register_netdev(dev);
5003 if (err) {
5004 dev_err(&pdev->dev, "cannot register net device\n");
5005 goto err_out_free_netdev;
5006 }
5007
5008 netif_carrier_off(dev);
5009
5010 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
5011
5012 sky2_show_addr(dev);
5013
5014 if (hw->ports > 1) {
5015 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
5016 if (!dev1) {
5017 err = -ENOMEM;
5018 goto err_out_unregister;
5019 }
5020
5021 err = register_netdev(dev1);
5022 if (err) {
5023 dev_err(&pdev->dev, "cannot register second net device\n");
5024 goto err_out_free_dev1;
5025 }
5026
5027 err = sky2_setup_irq(hw, hw->irq_name);
5028 if (err)
5029 goto err_out_unregister_dev1;
5030
5031 sky2_show_addr(dev1);
5032 }
5033
5034 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
5035 INIT_WORK(&hw->restart_work, sky2_restart);
5036
5037 pci_set_drvdata(pdev, hw);
5038 pdev->d3_delay = 150;
5039
5040 return 0;
5041
5042 err_out_unregister_dev1:
5043 unregister_netdev(dev1);
5044 err_out_free_dev1:
5045 free_netdev(dev1);
5046 err_out_unregister:
5047 if (hw->flags & SKY2_HW_USE_MSI)
5048 pci_disable_msi(pdev);
5049 unregister_netdev(dev);
5050 err_out_free_netdev:
5051 free_netdev(dev);
5052 err_out_free_pci:
5053 pci_free_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le),
5054 hw->st_le, hw->st_dma);
5055 err_out_reset:
5056 sky2_write8(hw, B0_CTST, CS_RST_SET);
5057 err_out_iounmap:
5058 iounmap(hw->regs);
5059 err_out_free_hw:
5060 kfree(hw);
5061 err_out_free_regions:
5062 pci_release_regions(pdev);
5063 err_out_disable:
5064 pci_disable_device(pdev);
5065 err_out:
5066 pci_set_drvdata(pdev, NULL);
5067 return err;
5068 }
5069
5070 static void __devexit sky2_remove(struct pci_dev *pdev)
5071 {
5072 struct sky2_hw *hw = pci_get_drvdata(pdev);
5073 int i;
5074
5075 if (!hw)
5076 return;
5077
5078 del_timer_sync(&hw->watchdog_timer);
5079 cancel_work_sync(&hw->restart_work);
5080
5081 for (i = hw->ports-1; i >= 0; --i)
5082 unregister_netdev(hw->dev[i]);
5083
5084 sky2_write32(hw, B0_IMSK, 0);
5085 sky2_read32(hw, B0_IMSK);
5086
5087 sky2_power_aux(hw);
5088
5089 sky2_write8(hw, B0_CTST, CS_RST_SET);
5090 sky2_read8(hw, B0_CTST);
5091
5092 if (hw->ports > 1) {
5093 napi_disable(&hw->napi);
5094 free_irq(pdev->irq, hw);
5095 }
5096
5097 if (hw->flags & SKY2_HW_USE_MSI)
5098 pci_disable_msi(pdev);
5099 pci_free_consistent(pdev, hw->st_size * sizeof(struct sky2_status_le),
5100 hw->st_le, hw->st_dma);
5101 pci_release_regions(pdev);
5102 pci_disable_device(pdev);
5103
5104 for (i = hw->ports-1; i >= 0; --i)
5105 free_netdev(hw->dev[i]);
5106
5107 iounmap(hw->regs);
5108 kfree(hw);
5109
5110 pci_set_drvdata(pdev, NULL);
5111 }
5112
5113 static int sky2_suspend(struct device *dev)
5114 {
5115 struct pci_dev *pdev = to_pci_dev(dev);
5116 struct sky2_hw *hw = pci_get_drvdata(pdev);
5117 int i;
5118
5119 if (!hw)
5120 return 0;
5121
5122 del_timer_sync(&hw->watchdog_timer);
5123 cancel_work_sync(&hw->restart_work);
5124
5125 rtnl_lock();
5126
5127 sky2_all_down(hw);
5128 for (i = 0; i < hw->ports; i++) {
5129 struct net_device *dev = hw->dev[i];
5130 struct sky2_port *sky2 = netdev_priv(dev);
5131
5132 if (sky2->wol)
5133 sky2_wol_init(sky2);
5134 }
5135
5136 sky2_power_aux(hw);
5137 rtnl_unlock();
5138
5139 return 0;
5140 }
5141
5142 #ifdef CONFIG_PM_SLEEP
5143 static int sky2_resume(struct device *dev)
5144 {
5145 struct pci_dev *pdev = to_pci_dev(dev);
5146 struct sky2_hw *hw = pci_get_drvdata(pdev);
5147 int err;
5148
5149 if (!hw)
5150 return 0;
5151
5152 /* Re-enable all clocks */
5153 err = pci_write_config_dword(pdev, PCI_DEV_REG3, 0);
5154 if (err) {
5155 dev_err(&pdev->dev, "PCI write config failed\n");
5156 goto out;
5157 }
5158
5159 rtnl_lock();
5160 sky2_reset(hw);
5161 sky2_all_up(hw);
5162 rtnl_unlock();
5163
5164 return 0;
5165 out:
5166
5167 dev_err(&pdev->dev, "resume failed (%d)\n", err);
5168 pci_disable_device(pdev);
5169 return err;
5170 }
5171
5172 static SIMPLE_DEV_PM_OPS(sky2_pm_ops, sky2_suspend, sky2_resume);
5173 #define SKY2_PM_OPS (&sky2_pm_ops)
5174
5175 #else
5176
5177 #define SKY2_PM_OPS NULL
5178 #endif
5179
5180 static void sky2_shutdown(struct pci_dev *pdev)
5181 {
5182 sky2_suspend(&pdev->dev);
5183 pci_wake_from_d3(pdev, device_may_wakeup(&pdev->dev));
5184 pci_set_power_state(pdev, PCI_D3hot);
5185 }
5186
5187 static struct pci_driver sky2_driver = {
5188 .name = DRV_NAME,
5189 .id_table = sky2_id_table,
5190 .probe = sky2_probe,
5191 .remove = __devexit_p(sky2_remove),
5192 .shutdown = sky2_shutdown,
5193 .driver.pm = SKY2_PM_OPS,
5194 };
5195
5196 static int __init sky2_init_module(void)
5197 {
5198 pr_info("driver version " DRV_VERSION "\n");
5199
5200 sky2_debug_init();
5201 return pci_register_driver(&sky2_driver);
5202 }
5203
5204 static void __exit sky2_cleanup_module(void)
5205 {
5206 pci_unregister_driver(&sky2_driver);
5207 sky2_debug_cleanup();
5208 }
5209
5210 module_init(sky2_init_module);
5211 module_exit(sky2_cleanup_module);
5212
5213 MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
5214 MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
5215 MODULE_LICENSE("GPL");
5216 MODULE_VERSION(DRV_VERSION);
kernel source for telekom puls (alcatel/mediatek)