drivers: power: report battery voltage in AOSP compatible format
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / crypto / atmel-aes-regs.h
1 #ifndef __ATMEL_AES_REGS_H__
2 #define __ATMEL_AES_REGS_H__
3
4 #define AES_CR 0x00
5 #define AES_CR_START (1 << 0)
6 #define AES_CR_SWRST (1 << 8)
7 #define AES_CR_LOADSEED (1 << 16)
8
9 #define AES_MR 0x04
10 #define AES_MR_CYPHER_DEC (0 << 0)
11 #define AES_MR_CYPHER_ENC (1 << 0)
12 #define AES_MR_DUALBUFF (1 << 3)
13 #define AES_MR_PROCDLY_MASK (0xF << 4)
14 #define AES_MR_PROCDLY_OFFSET 4
15 #define AES_MR_SMOD_MASK (0x3 << 8)
16 #define AES_MR_SMOD_MANUAL (0x0 << 8)
17 #define AES_MR_SMOD_AUTO (0x1 << 8)
18 #define AES_MR_SMOD_IDATAR0 (0x2 << 8)
19 #define AES_MR_KEYSIZE_MASK (0x3 << 10)
20 #define AES_MR_KEYSIZE_128 (0x0 << 10)
21 #define AES_MR_KEYSIZE_192 (0x1 << 10)
22 #define AES_MR_KEYSIZE_256 (0x2 << 10)
23 #define AES_MR_OPMOD_MASK (0x7 << 12)
24 #define AES_MR_OPMOD_ECB (0x0 << 12)
25 #define AES_MR_OPMOD_CBC (0x1 << 12)
26 #define AES_MR_OPMOD_OFB (0x2 << 12)
27 #define AES_MR_OPMOD_CFB (0x3 << 12)
28 #define AES_MR_OPMOD_CTR (0x4 << 12)
29 #define AES_MR_LOD (0x1 << 15)
30 #define AES_MR_CFBS_MASK (0x7 << 16)
31 #define AES_MR_CFBS_128b (0x0 << 16)
32 #define AES_MR_CFBS_64b (0x1 << 16)
33 #define AES_MR_CFBS_32b (0x2 << 16)
34 #define AES_MR_CFBS_16b (0x3 << 16)
35 #define AES_MR_CFBS_8b (0x4 << 16)
36 #define AES_MR_CKEY_MASK (0xF << 20)
37 #define AES_MR_CKEY_OFFSET 20
38 #define AES_MR_CMTYP_MASK (0x1F << 24)
39 #define AES_MR_CMTYP_OFFSET 24
40
41 #define AES_IER 0x10
42 #define AES_IDR 0x14
43 #define AES_IMR 0x18
44 #define AES_ISR 0x1C
45 #define AES_INT_DATARDY (1 << 0)
46 #define AES_INT_URAD (1 << 8)
47 #define AES_ISR_URAT_MASK (0xF << 12)
48 #define AES_ISR_URAT_IDR_WR_PROC (0x0 << 12)
49 #define AES_ISR_URAT_ODR_RD_PROC (0x1 << 12)
50 #define AES_ISR_URAT_MR_WR_PROC (0x2 << 12)
51 #define AES_ISR_URAT_ODR_RD_SUBK (0x3 << 12)
52 #define AES_ISR_URAT_MR_WR_SUBK (0x4 << 12)
53 #define AES_ISR_URAT_WOR_RD (0x5 << 12)
54
55 #define AES_KEYWR(x) (0x20 + ((x) * 0x04))
56 #define AES_IDATAR(x) (0x40 + ((x) * 0x04))
57 #define AES_ODATAR(x) (0x50 + ((x) * 0x04))
58 #define AES_IVR(x) (0x60 + ((x) * 0x04))
59
60 #define AES_HW_VERSION 0xFC
61
62 #endif /* __ATMEL_AES_REGS_H__ */