1 #include <linux/init.h>
2 #include <linux/kernel.h>
4 #include <linux/string.h>
5 #include <linux/bitops.h>
7 #include <linux/thread_info.h>
8 #include <linux/module.h>
10 #include <asm/processor.h>
11 #include <asm/pgtable.h>
13 #include <asm/uaccess.h>
18 #include <asm/topology.h>
19 #include <asm/numa_64.h>
24 #ifdef CONFIG_X86_LOCAL_APIC
25 #include <asm/mpspec.h>
27 #include <mach_apic.h>
30 static void __cpuinit
early_init_intel(struct cpuinfo_x86
*c
)
32 if ((c
->x86
== 0xf && c
->x86_model
>= 0x03) ||
33 (c
->x86
== 0x6 && c
->x86_model
>= 0x0e))
34 set_cpu_cap(c
, X86_FEATURE_CONSTANT_TSC
);
37 set_cpu_cap(c
, X86_FEATURE_SYSENTER32
);
39 /* Netburst reports 64 bytes clflush size, but does IO in 128 bytes */
40 if (c
->x86
== 15 && c
->x86_cache_alignment
== 64)
41 c
->x86_cache_alignment
= 128;
45 * c->x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate
46 * with P/T states and does not stop in deep C-states
48 if (c
->x86_power
& (1 << 8)) {
49 set_cpu_cap(c
, X86_FEATURE_CONSTANT_TSC
);
50 set_cpu_cap(c
, X86_FEATURE_NONSTOP_TSC
);
57 * Early probe support logic for ppro memory erratum #50
59 * This is called before we do cpu ident work
62 int __cpuinit
ppro_with_ram_bug(void)
64 /* Uses data from early_cpu_detect now */
65 if (boot_cpu_data
.x86_vendor
== X86_VENDOR_INTEL
&&
66 boot_cpu_data
.x86
== 6 &&
67 boot_cpu_data
.x86_model
== 1 &&
68 boot_cpu_data
.x86_mask
< 8) {
69 printk(KERN_INFO
"Pentium Pro with Errata#50 detected. Taking evasive action.\n");
75 #ifdef CONFIG_X86_F00F_BUG
76 static void __cpuinit
trap_init_f00f_bug(void)
78 __set_fixmap(FIX_F00F_IDT
, __pa(&idt_table
), PAGE_KERNEL_RO
);
81 * Update the IDT descriptor and reload the IDT so that
82 * it uses the read-only mapped virtual address.
84 idt_descr
.address
= fix_to_virt(FIX_F00F_IDT
);
89 static void __cpuinit
intel_workarounds(struct cpuinfo_x86
*c
)
93 #ifdef CONFIG_X86_F00F_BUG
95 * All current models of Pentium and Pentium with MMX technology CPUs
96 * have the F0 0F bug, which lets nonprivileged users lock up the system.
97 * Note that the workaround only should be initialized once...
100 if (!paravirt_enabled() && c
->x86
== 5) {
101 static int f00f_workaround_enabled
;
104 if (!f00f_workaround_enabled
) {
105 trap_init_f00f_bug();
106 printk(KERN_NOTICE
"Intel Pentium with F0 0F bug - workaround enabled.\n");
107 f00f_workaround_enabled
= 1;
113 * SEP CPUID bug: Pentium Pro reports SEP but doesn't have it until
116 if ((c
->x86
<<8 | c
->x86_model
<<4 | c
->x86_mask
) < 0x633)
117 clear_cpu_cap(c
, X86_FEATURE_SEP
);
120 * P4 Xeon errata 037 workaround.
121 * Hardware prefetcher may cause stale data to be loaded into the cache.
123 if ((c
->x86
== 15) && (c
->x86_model
== 1) && (c
->x86_mask
== 1)) {
124 rdmsr(MSR_IA32_MISC_ENABLE
, lo
, hi
);
125 if ((lo
& (1<<9)) == 0) {
126 printk (KERN_INFO
"CPU: C0 stepping P4 Xeon detected.\n");
127 printk (KERN_INFO
"CPU: Disabling hardware prefetching (Errata 037)\n");
128 lo
|= (1<<9); /* Disable hw prefetching */
129 wrmsr (MSR_IA32_MISC_ENABLE
, lo
, hi
);
134 * See if we have a good local APIC by checking for buggy Pentia,
135 * i.e. all B steppings and the C2 stepping of P54C when using their
136 * integrated APIC (see 11AP erratum in "Pentium Processor
137 * Specification Update").
139 if (cpu_has_apic
&& (c
->x86
<<8 | c
->x86_model
<<4) == 0x520 &&
140 (c
->x86_mask
< 0x6 || c
->x86_mask
== 0xb))
141 set_cpu_cap(c
, X86_FEATURE_11AP
);
144 #ifdef CONFIG_X86_INTEL_USERCOPY
146 * Set up the preferred alignment for movsl bulk memory moves
149 case 4: /* 486: untested */
151 case 5: /* Old Pentia: untested */
153 case 6: /* PII/PIII only like movsl with 8-byte alignment */
156 case 15: /* P4 is OK down to 8-byte alignment */
162 #ifdef CONFIG_X86_NUMAQ
167 static void __cpuinit
intel_workarounds(struct cpuinfo_x86
*c
)
172 static void __cpuinit
srat_detect_node(void)
174 #if defined(CONFIG_NUMA) && defined(CONFIG_X86_64)
176 int cpu
= smp_processor_id();
177 int apicid
= hard_smp_processor_id();
179 /* Don't do the funky fallback heuristics the AMD version employs
181 node
= apicid_to_node
[apicid
];
182 if (node
== NUMA_NO_NODE
|| !node_online(node
))
183 node
= first_node(node_online_map
);
184 numa_set_node(cpu
, node
);
186 printk(KERN_INFO
"CPU %d/0x%x -> Node %d\n", cpu
, apicid
, node
);
191 * find out the number of processor cores on the die
193 static int __cpuinit
intel_num_cpu_cores(struct cpuinfo_x86
*c
)
195 unsigned int eax
, ebx
, ecx
, edx
;
197 if (c
->cpuid_level
< 4)
200 /* Intel has a non-standard dependency on %ecx for this CPUID level. */
201 cpuid_count(4, 0, &eax
, &ebx
, &ecx
, &edx
);
203 return ((eax
>> 26) + 1);
208 static void __cpuinit
detect_vmx_virtcap(struct cpuinfo_x86
*c
)
210 /* Intel VMX MSR indicated features */
211 #define X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW 0x00200000
212 #define X86_VMX_FEATURE_PROC_CTLS_VNMI 0x00400000
213 #define X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS 0x80000000
214 #define X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC 0x00000001
215 #define X86_VMX_FEATURE_PROC_CTLS2_EPT 0x00000002
216 #define X86_VMX_FEATURE_PROC_CTLS2_VPID 0x00000020
218 u32 vmx_msr_low
, vmx_msr_high
, msr_ctl
, msr_ctl2
;
220 clear_cpu_cap(c
, X86_FEATURE_TPR_SHADOW
);
221 clear_cpu_cap(c
, X86_FEATURE_VNMI
);
222 clear_cpu_cap(c
, X86_FEATURE_FLEXPRIORITY
);
223 clear_cpu_cap(c
, X86_FEATURE_EPT
);
224 clear_cpu_cap(c
, X86_FEATURE_VPID
);
226 rdmsr(MSR_IA32_VMX_PROCBASED_CTLS
, vmx_msr_low
, vmx_msr_high
);
227 msr_ctl
= vmx_msr_high
| vmx_msr_low
;
228 if (msr_ctl
& X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW
)
229 set_cpu_cap(c
, X86_FEATURE_TPR_SHADOW
);
230 if (msr_ctl
& X86_VMX_FEATURE_PROC_CTLS_VNMI
)
231 set_cpu_cap(c
, X86_FEATURE_VNMI
);
232 if (msr_ctl
& X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS
) {
233 rdmsr(MSR_IA32_VMX_PROCBASED_CTLS2
,
234 vmx_msr_low
, vmx_msr_high
);
235 msr_ctl2
= vmx_msr_high
| vmx_msr_low
;
236 if ((msr_ctl2
& X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC
) &&
237 (msr_ctl
& X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW
))
238 set_cpu_cap(c
, X86_FEATURE_FLEXPRIORITY
);
239 if (msr_ctl2
& X86_VMX_FEATURE_PROC_CTLS2_EPT
)
240 set_cpu_cap(c
, X86_FEATURE_EPT
);
241 if (msr_ctl2
& X86_VMX_FEATURE_PROC_CTLS2_VPID
)
242 set_cpu_cap(c
, X86_FEATURE_VPID
);
246 static void __cpuinit
init_intel(struct cpuinfo_x86
*c
)
252 intel_workarounds(c
);
255 * Detect the extended topology information if available. This
256 * will reinitialise the initial_apicid which will be used
257 * in init_intel_cacheinfo()
259 detect_extended_topology(c
);
261 l2
= init_intel_cacheinfo(c
);
262 if (c
->cpuid_level
> 9) {
263 unsigned eax
= cpuid_eax(10);
264 /* Check for version and the number of counters */
265 if ((eax
& 0xff) && (((eax
>>8) & 0xff) > 1))
266 set_cpu_cap(c
, X86_FEATURE_ARCH_PERFMON
);
270 set_cpu_cap(c
, X86_FEATURE_LFENCE_RDTSC
);
273 rdmsr(MSR_IA32_MISC_ENABLE
, l1
, l2
);
275 set_cpu_cap(c
, X86_FEATURE_BTS
);
277 set_cpu_cap(c
, X86_FEATURE_PEBS
);
283 c
->x86_cache_alignment
= c
->x86_clflush_size
* 2;
285 set_cpu_cap(c
, X86_FEATURE_REP_GOOD
);
288 * Names for the Pentium II/Celeron processors
289 * detectable only by also checking the cache size.
290 * Dixon is NOT a Celeron.
295 switch (c
->x86_model
) {
297 if (c
->x86_mask
== 0) {
299 p
= "Celeron (Covington)";
301 p
= "Mobile Pentium II (Dixon)";
307 p
= "Celeron (Mendocino)";
308 else if (c
->x86_mask
== 0 || c
->x86_mask
== 5)
314 p
= "Celeron (Coppermine)";
319 strcpy(c
->x86_model_id
, p
);
323 set_cpu_cap(c
, X86_FEATURE_P4
);
325 set_cpu_cap(c
, X86_FEATURE_P3
);
328 if (!cpu_has(c
, X86_FEATURE_XTOPOLOGY
)) {
330 * let's use the legacy cpuid vector 0x1 and 0x4 for topology
333 c
->x86_max_cores
= intel_num_cpu_cores(c
);
339 /* Work around errata */
342 if (cpu_has(c
, X86_FEATURE_VMX
))
343 detect_vmx_virtcap(c
);
347 static unsigned int __cpuinit
intel_size_cache(struct cpuinfo_x86
*c
, unsigned int size
)
350 * Intel PIII Tualatin. This comes in two flavours.
351 * One has 256kb of cache, the other 512. We have no way
352 * to determine which, so we use a boottime override
353 * for the 512kb model, and assume 256 otherwise.
355 if ((c
->x86
== 6) && (c
->x86_model
== 11) && (size
== 0))
361 static struct cpu_dev intel_cpu_dev __cpuinitdata
= {
363 .c_ident
= { "GenuineIntel" },
366 { .vendor
= X86_VENDOR_INTEL
, .family
= 4, .model_names
=
368 [0] = "486 DX-25/33",
379 { .vendor
= X86_VENDOR_INTEL
, .family
= 5, .model_names
=
381 [0] = "Pentium 60/66 A-step",
382 [1] = "Pentium 60/66",
383 [2] = "Pentium 75 - 200",
384 [3] = "OverDrive PODP5V83",
386 [7] = "Mobile Pentium 75 - 200",
387 [8] = "Mobile Pentium MMX"
390 { .vendor
= X86_VENDOR_INTEL
, .family
= 6, .model_names
=
392 [0] = "Pentium Pro A-step",
394 [3] = "Pentium II (Klamath)",
395 [4] = "Pentium II (Deschutes)",
396 [5] = "Pentium II (Deschutes)",
397 [6] = "Mobile Pentium II",
398 [7] = "Pentium III (Katmai)",
399 [8] = "Pentium III (Coppermine)",
400 [10] = "Pentium III (Cascades)",
401 [11] = "Pentium III (Tualatin)",
404 { .vendor
= X86_VENDOR_INTEL
, .family
= 15, .model_names
=
406 [0] = "Pentium 4 (Unknown)",
407 [1] = "Pentium 4 (Willamette)",
408 [2] = "Pentium 4 (Northwood)",
409 [4] = "Pentium 4 (Foster)",
410 [5] = "Pentium 4 (Foster)",
414 .c_size_cache
= intel_size_cache
,
416 .c_early_init
= early_init_intel
,
417 .c_init
= init_intel
,
418 .c_x86_vendor
= X86_VENDOR_INTEL
,
421 cpu_dev_register(intel_cpu_dev
);