Commit | Line | Data |
---|---|---|
ca5481c6 PM |
1 | /* |
2 | * SuperH Pin Function Controller pinmux support. | |
3 | * | |
4 | * Copyright (C) 2012 Paul Mundt | |
5 | * | |
6 | * This file is subject to the terms and conditions of the GNU General Public | |
7 | * License. See the file "COPYING" in the main directory of this archive | |
8 | * for more details. | |
9 | */ | |
54407110 PM |
10 | #define DRV_NAME "pinctrl-sh_pfc" |
11 | ||
12 | #define pr_fmt(fmt) DRV_NAME " " KBUILD_MODNAME ": " fmt | |
ca5481c6 PM |
13 | |
14 | #include <linux/init.h> | |
15 | #include <linux/module.h> | |
16 | #include <linux/sh_pfc.h> | |
17 | #include <linux/err.h> | |
18 | #include <linux/slab.h> | |
d93a891f | 19 | #include <linux/spinlock.h> |
ca5481c6 PM |
20 | #include <linux/platform_device.h> |
21 | #include <linux/pinctrl/consumer.h> | |
22 | #include <linux/pinctrl/pinctrl.h> | |
23 | #include <linux/pinctrl/pinconf.h> | |
24 | #include <linux/pinctrl/pinmux.h> | |
25 | #include <linux/pinctrl/pinconf-generic.h> | |
26 | ||
27 | struct sh_pfc_pinctrl { | |
28 | struct pinctrl_dev *pctl; | |
29 | struct sh_pfc *pfc; | |
30 | ||
d93a891f PM |
31 | struct pinmux_gpio **functions; |
32 | unsigned int nr_functions; | |
33 | ||
ca5481c6 PM |
34 | struct pinctrl_pin_desc *pads; |
35 | unsigned int nr_pads; | |
d93a891f PM |
36 | |
37 | spinlock_t lock; | |
ca5481c6 PM |
38 | }; |
39 | ||
40 | static struct sh_pfc_pinctrl *sh_pfc_pmx; | |
41 | ||
e3f805e8 | 42 | static int sh_pfc_get_groups_count(struct pinctrl_dev *pctldev) |
ca5481c6 | 43 | { |
e3f805e8 PM |
44 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
45 | ||
46 | return pmx->nr_pads; | |
ca5481c6 PM |
47 | } |
48 | ||
e3f805e8 | 49 | static const char *sh_pfc_get_group_name(struct pinctrl_dev *pctldev, |
ca5481c6 PM |
50 | unsigned selector) |
51 | { | |
e3f805e8 PM |
52 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
53 | ||
54 | return pmx->pads[selector].name; | |
ca5481c6 PM |
55 | } |
56 | ||
57 | static int sh_pfc_get_group_pins(struct pinctrl_dev *pctldev, unsigned group, | |
58 | const unsigned **pins, unsigned *num_pins) | |
59 | { | |
e3f805e8 PM |
60 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
61 | ||
62 | *pins = &pmx->pads[group].number; | |
63 | *num_pins = 1; | |
64 | ||
65 | return 0; | |
ca5481c6 PM |
66 | } |
67 | ||
fdd85ec3 PM |
68 | static void sh_pfc_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s, |
69 | unsigned offset) | |
70 | { | |
71 | seq_printf(s, "%s", DRV_NAME); | |
72 | } | |
73 | ||
ca5481c6 | 74 | static struct pinctrl_ops sh_pfc_pinctrl_ops = { |
e3f805e8 PM |
75 | .get_groups_count = sh_pfc_get_groups_count, |
76 | .get_group_name = sh_pfc_get_group_name, | |
ca5481c6 | 77 | .get_group_pins = sh_pfc_get_group_pins, |
fdd85ec3 | 78 | .pin_dbg_show = sh_pfc_pin_dbg_show, |
ca5481c6 PM |
79 | }; |
80 | ||
d93a891f PM |
81 | static int sh_pfc_get_functions_count(struct pinctrl_dev *pctldev) |
82 | { | |
83 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); | |
84 | ||
85 | return pmx->nr_functions; | |
86 | } | |
87 | ||
88 | static const char *sh_pfc_get_function_name(struct pinctrl_dev *pctldev, | |
89 | unsigned selector) | |
90 | { | |
91 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); | |
92 | ||
93 | return pmx->functions[selector]->name; | |
94 | } | |
ca5481c6 | 95 | |
ca5481c6 PM |
96 | static int sh_pfc_get_function_groups(struct pinctrl_dev *pctldev, unsigned func, |
97 | const char * const **groups, | |
98 | unsigned * const num_groups) | |
99 | { | |
d93a891f PM |
100 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
101 | ||
102 | *groups = &pmx->functions[func]->name; | |
103 | *num_groups = 1; | |
104 | ||
ca5481c6 PM |
105 | return 0; |
106 | } | |
107 | ||
108 | static int sh_pfc_noop_enable(struct pinctrl_dev *pctldev, unsigned func, | |
109 | unsigned group) | |
110 | { | |
111 | return 0; | |
112 | } | |
113 | ||
114 | static void sh_pfc_noop_disable(struct pinctrl_dev *pctldev, unsigned func, | |
115 | unsigned group) | |
116 | { | |
117 | } | |
118 | ||
d93a891f PM |
119 | static inline int sh_pfc_config_function(struct sh_pfc *pfc, unsigned offset) |
120 | { | |
121 | if (sh_pfc_config_gpio(pfc, offset, | |
122 | PINMUX_TYPE_FUNCTION, | |
123 | GPIO_CFG_DRYRUN) != 0) | |
124 | return -EINVAL; | |
125 | ||
126 | if (sh_pfc_config_gpio(pfc, offset, | |
127 | PINMUX_TYPE_FUNCTION, | |
128 | GPIO_CFG_REQ) != 0) | |
129 | return -EINVAL; | |
130 | ||
131 | return 0; | |
132 | } | |
133 | ||
fdd85ec3 PM |
134 | static int sh_pfc_reconfig_pin(struct sh_pfc *pfc, unsigned offset, |
135 | int new_type) | |
136 | { | |
137 | unsigned long flags; | |
138 | int pinmux_type; | |
139 | int ret = -EINVAL; | |
140 | ||
141 | spin_lock_irqsave(&pfc->lock, flags); | |
142 | ||
143 | pinmux_type = pfc->gpios[offset].flags & PINMUX_FLAG_TYPE; | |
144 | ||
145 | /* | |
146 | * See if the present config needs to first be de-configured. | |
147 | */ | |
148 | switch (pinmux_type) { | |
149 | case PINMUX_TYPE_GPIO: | |
150 | break; | |
151 | case PINMUX_TYPE_OUTPUT: | |
152 | case PINMUX_TYPE_INPUT: | |
153 | case PINMUX_TYPE_INPUT_PULLUP: | |
154 | case PINMUX_TYPE_INPUT_PULLDOWN: | |
155 | sh_pfc_config_gpio(pfc, offset, pinmux_type, GPIO_CFG_FREE); | |
156 | break; | |
157 | default: | |
158 | goto err; | |
159 | } | |
160 | ||
161 | /* | |
162 | * Dry run | |
163 | */ | |
164 | if (sh_pfc_config_gpio(pfc, offset, new_type, | |
165 | GPIO_CFG_DRYRUN) != 0) | |
166 | goto err; | |
167 | ||
168 | /* | |
169 | * Request | |
170 | */ | |
171 | if (sh_pfc_config_gpio(pfc, offset, new_type, | |
172 | GPIO_CFG_REQ) != 0) | |
173 | goto err; | |
174 | ||
175 | pfc->gpios[offset].flags &= ~PINMUX_FLAG_TYPE; | |
176 | pfc->gpios[offset].flags |= new_type; | |
177 | ||
178 | ret = 0; | |
179 | ||
180 | err: | |
181 | spin_unlock_irqrestore(&pfc->lock, flags); | |
182 | ||
183 | return ret; | |
184 | } | |
185 | ||
186 | ||
ca5481c6 PM |
187 | static int sh_pfc_gpio_request_enable(struct pinctrl_dev *pctldev, |
188 | struct pinctrl_gpio_range *range, | |
189 | unsigned offset) | |
190 | { | |
191 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); | |
192 | struct sh_pfc *pfc = pmx->pfc; | |
ca5481c6 | 193 | unsigned long flags; |
d93a891f | 194 | int ret, pinmux_type; |
ca5481c6 PM |
195 | |
196 | spin_lock_irqsave(&pfc->lock, flags); | |
197 | ||
d93a891f | 198 | pinmux_type = pfc->gpios[offset].flags & PINMUX_FLAG_TYPE; |
ca5481c6 | 199 | |
d93a891f PM |
200 | switch (pinmux_type) { |
201 | case PINMUX_TYPE_FUNCTION: | |
202 | pr_notice_once("Use of GPIO API for function requests is " | |
203 | "deprecated, convert to pinctrl\n"); | |
204 | /* handle for now */ | |
205 | ret = sh_pfc_config_function(pfc, offset); | |
206 | if (unlikely(ret < 0)) | |
ca5481c6 | 207 | goto err; |
ca5481c6 | 208 | |
d93a891f PM |
209 | break; |
210 | case PINMUX_TYPE_GPIO: | |
211 | break; | |
212 | default: | |
213 | pr_err("Unsupported mux type (%d), bailing...\n", pinmux_type); | |
214 | return -ENOTSUPP; | |
215 | } | |
ca5481c6 PM |
216 | |
217 | ret = 0; | |
218 | ||
219 | err: | |
220 | spin_unlock_irqrestore(&pfc->lock, flags); | |
221 | ||
222 | return ret; | |
223 | } | |
224 | ||
225 | static void sh_pfc_gpio_disable_free(struct pinctrl_dev *pctldev, | |
226 | struct pinctrl_gpio_range *range, | |
227 | unsigned offset) | |
228 | { | |
229 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); | |
230 | struct sh_pfc *pfc = pmx->pfc; | |
231 | unsigned long flags; | |
232 | int pinmux_type; | |
233 | ||
234 | spin_lock_irqsave(&pfc->lock, flags); | |
235 | ||
236 | pinmux_type = pfc->gpios[offset].flags & PINMUX_FLAG_TYPE; | |
237 | ||
238 | sh_pfc_config_gpio(pfc, offset, pinmux_type, GPIO_CFG_FREE); | |
239 | ||
ca5481c6 PM |
240 | spin_unlock_irqrestore(&pfc->lock, flags); |
241 | } | |
242 | ||
243 | static int sh_pfc_gpio_set_direction(struct pinctrl_dev *pctldev, | |
244 | struct pinctrl_gpio_range *range, | |
245 | unsigned offset, bool input) | |
246 | { | |
247 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); | |
fdd85ec3 | 248 | int type = input ? PINMUX_TYPE_INPUT : PINMUX_TYPE_OUTPUT; |
ca5481c6 | 249 | |
fdd85ec3 | 250 | return sh_pfc_reconfig_pin(pmx->pfc, offset, type); |
ca5481c6 PM |
251 | } |
252 | ||
253 | static struct pinmux_ops sh_pfc_pinmux_ops = { | |
d93a891f PM |
254 | .get_functions_count = sh_pfc_get_functions_count, |
255 | .get_function_name = sh_pfc_get_function_name, | |
ca5481c6 PM |
256 | .get_function_groups = sh_pfc_get_function_groups, |
257 | .enable = sh_pfc_noop_enable, | |
258 | .disable = sh_pfc_noop_disable, | |
259 | .gpio_request_enable = sh_pfc_gpio_request_enable, | |
260 | .gpio_disable_free = sh_pfc_gpio_disable_free, | |
261 | .gpio_set_direction = sh_pfc_gpio_set_direction, | |
262 | }; | |
263 | ||
264 | static int sh_pfc_pinconf_get(struct pinctrl_dev *pctldev, unsigned pin, | |
265 | unsigned long *config) | |
266 | { | |
fdd85ec3 PM |
267 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
268 | struct sh_pfc *pfc = pmx->pfc; | |
d93a891f | 269 | |
fdd85ec3 | 270 | *config = pfc->gpios[pin].flags & PINMUX_FLAG_TYPE; |
d93a891f | 271 | |
fdd85ec3 | 272 | return 0; |
ca5481c6 PM |
273 | } |
274 | ||
275 | static int sh_pfc_pinconf_set(struct pinctrl_dev *pctldev, unsigned pin, | |
276 | unsigned long config) | |
277 | { | |
fdd85ec3 PM |
278 | struct sh_pfc_pinctrl *pmx = pinctrl_dev_get_drvdata(pctldev); |
279 | struct sh_pfc *pfc = pmx->pfc; | |
280 | ||
281 | /* Validate the new type */ | |
282 | if (config >= PINMUX_FLAG_TYPE) | |
283 | return -EINVAL; | |
284 | ||
285 | return sh_pfc_reconfig_pin(pmx->pfc, pin, config); | |
286 | } | |
287 | ||
288 | static void sh_pfc_pinconf_dbg_show(struct pinctrl_dev *pctldev, | |
289 | struct seq_file *s, unsigned pin) | |
290 | { | |
291 | const char *pinmux_type_str[] = { | |
292 | [PINMUX_TYPE_NONE] = "none", | |
293 | [PINMUX_TYPE_FUNCTION] = "function", | |
294 | [PINMUX_TYPE_GPIO] = "gpio", | |
295 | [PINMUX_TYPE_OUTPUT] = "output", | |
296 | [PINMUX_TYPE_INPUT] = "input", | |
297 | [PINMUX_TYPE_INPUT_PULLUP] = "input bias pull up", | |
298 | [PINMUX_TYPE_INPUT_PULLDOWN] = "input bias pull down", | |
299 | }; | |
300 | unsigned long config; | |
301 | int rc; | |
302 | ||
303 | rc = sh_pfc_pinconf_get(pctldev, pin, &config); | |
304 | if (unlikely(rc != 0)) | |
305 | return; | |
306 | ||
307 | seq_printf(s, " %s", pinmux_type_str[config]); | |
ca5481c6 PM |
308 | } |
309 | ||
310 | static struct pinconf_ops sh_pfc_pinconf_ops = { | |
ca5481c6 PM |
311 | .pin_config_get = sh_pfc_pinconf_get, |
312 | .pin_config_set = sh_pfc_pinconf_set, | |
fdd85ec3 | 313 | .pin_config_dbg_show = sh_pfc_pinconf_dbg_show, |
ca5481c6 PM |
314 | }; |
315 | ||
316 | static struct pinctrl_gpio_range sh_pfc_gpio_range = { | |
54407110 | 317 | .name = DRV_NAME, |
ca5481c6 PM |
318 | .id = 0, |
319 | }; | |
320 | ||
321 | static struct pinctrl_desc sh_pfc_pinctrl_desc = { | |
54407110 | 322 | .name = DRV_NAME, |
ca5481c6 PM |
323 | .owner = THIS_MODULE, |
324 | .pctlops = &sh_pfc_pinctrl_ops, | |
325 | .pmxops = &sh_pfc_pinmux_ops, | |
326 | .confops = &sh_pfc_pinconf_ops, | |
327 | }; | |
328 | ||
329 | int sh_pfc_register_pinctrl(struct sh_pfc *pfc) | |
330 | { | |
d93a891f | 331 | sh_pfc_pmx = kzalloc(sizeof(struct sh_pfc_pinctrl), GFP_KERNEL); |
ca5481c6 PM |
332 | if (unlikely(!sh_pfc_pmx)) |
333 | return -ENOMEM; | |
334 | ||
d93a891f PM |
335 | spin_lock_init(&sh_pfc_pmx->lock); |
336 | ||
ca5481c6 PM |
337 | sh_pfc_pmx->pfc = pfc; |
338 | ||
339 | return 0; | |
340 | } | |
1acbbb4e | 341 | EXPORT_SYMBOL_GPL(sh_pfc_register_pinctrl); |
ca5481c6 | 342 | |
d93a891f PM |
343 | static inline void __devinit sh_pfc_map_one_gpio(struct sh_pfc *pfc, |
344 | struct sh_pfc_pinctrl *pmx, | |
345 | struct pinmux_gpio *gpio, | |
346 | unsigned offset) | |
347 | { | |
348 | struct pinmux_data_reg *dummy; | |
349 | unsigned long flags; | |
350 | int bit; | |
351 | ||
352 | gpio->flags &= ~PINMUX_FLAG_TYPE; | |
353 | ||
354 | if (sh_pfc_get_data_reg(pfc, offset, &dummy, &bit) == 0) | |
355 | gpio->flags |= PINMUX_TYPE_GPIO; | |
356 | else { | |
357 | gpio->flags |= PINMUX_TYPE_FUNCTION; | |
358 | ||
359 | spin_lock_irqsave(&pmx->lock, flags); | |
360 | pmx->nr_functions++; | |
361 | spin_unlock_irqrestore(&pmx->lock, flags); | |
362 | } | |
363 | } | |
364 | ||
ca5481c6 PM |
365 | /* pinmux ranges -> pinctrl pin descs */ |
366 | static int __devinit sh_pfc_map_gpios(struct sh_pfc *pfc, | |
367 | struct sh_pfc_pinctrl *pmx) | |
368 | { | |
d93a891f | 369 | unsigned long flags; |
ca5481c6 PM |
370 | int i; |
371 | ||
372 | pmx->nr_pads = pfc->last_gpio - pfc->first_gpio + 1; | |
373 | ||
374 | pmx->pads = kmalloc(sizeof(struct pinctrl_pin_desc) * pmx->nr_pads, | |
375 | GFP_KERNEL); | |
376 | if (unlikely(!pmx->pads)) { | |
377 | pmx->nr_pads = 0; | |
378 | return -ENOMEM; | |
379 | } | |
380 | ||
d93a891f PM |
381 | spin_lock_irqsave(&pfc->lock, flags); |
382 | ||
ca5481c6 PM |
383 | /* |
384 | * We don't necessarily have a 1:1 mapping between pin and linux | |
385 | * GPIO number, as the latter maps to the associated enum_id. | |
386 | * Care needs to be taken to translate back to pin space when | |
387 | * dealing with any pin configurations. | |
388 | */ | |
389 | for (i = 0; i < pmx->nr_pads; i++) { | |
390 | struct pinctrl_pin_desc *pin = pmx->pads + i; | |
391 | struct pinmux_gpio *gpio = pfc->gpios + i; | |
392 | ||
393 | pin->number = pfc->first_gpio + i; | |
394 | pin->name = gpio->name; | |
d93a891f | 395 | |
e3e79454 PM |
396 | /* XXX */ |
397 | if (unlikely(!gpio->enum_id)) | |
398 | continue; | |
399 | ||
d93a891f | 400 | sh_pfc_map_one_gpio(pfc, pmx, gpio, i); |
ca5481c6 PM |
401 | } |
402 | ||
d93a891f PM |
403 | spin_unlock_irqrestore(&pfc->lock, flags); |
404 | ||
ca5481c6 PM |
405 | sh_pfc_pinctrl_desc.pins = pmx->pads; |
406 | sh_pfc_pinctrl_desc.npins = pmx->nr_pads; | |
407 | ||
408 | return 0; | |
409 | } | |
410 | ||
d93a891f PM |
411 | static int __devinit sh_pfc_map_functions(struct sh_pfc *pfc, |
412 | struct sh_pfc_pinctrl *pmx) | |
413 | { | |
414 | unsigned long flags; | |
415 | int i, fn; | |
416 | ||
417 | pmx->functions = kzalloc(pmx->nr_functions * sizeof(void *), | |
418 | GFP_KERNEL); | |
419 | if (unlikely(!pmx->functions)) | |
420 | return -ENOMEM; | |
421 | ||
422 | spin_lock_irqsave(&pmx->lock, flags); | |
423 | ||
424 | for (i = fn = 0; i < pmx->nr_pads; i++) { | |
425 | struct pinmux_gpio *gpio = pfc->gpios + i; | |
426 | ||
427 | if ((gpio->flags & PINMUX_FLAG_TYPE) == PINMUX_TYPE_FUNCTION) | |
428 | pmx->functions[fn++] = gpio; | |
429 | } | |
430 | ||
431 | spin_unlock_irqrestore(&pmx->lock, flags); | |
432 | ||
433 | return 0; | |
434 | } | |
435 | ||
ca5481c6 PM |
436 | static int __devinit sh_pfc_pinctrl_probe(struct platform_device *pdev) |
437 | { | |
438 | struct sh_pfc *pfc; | |
439 | int ret; | |
440 | ||
441 | if (unlikely(!sh_pfc_pmx)) | |
442 | return -ENODEV; | |
443 | ||
444 | pfc = sh_pfc_pmx->pfc; | |
445 | ||
446 | ret = sh_pfc_map_gpios(pfc, sh_pfc_pmx); | |
447 | if (unlikely(ret != 0)) | |
448 | return ret; | |
449 | ||
d93a891f PM |
450 | ret = sh_pfc_map_functions(pfc, sh_pfc_pmx); |
451 | if (unlikely(ret != 0)) | |
452 | goto free_pads; | |
453 | ||
ca5481c6 PM |
454 | sh_pfc_pmx->pctl = pinctrl_register(&sh_pfc_pinctrl_desc, &pdev->dev, |
455 | sh_pfc_pmx); | |
456 | if (IS_ERR(sh_pfc_pmx->pctl)) { | |
457 | ret = PTR_ERR(sh_pfc_pmx->pctl); | |
d93a891f | 458 | goto free_functions; |
ca5481c6 PM |
459 | } |
460 | ||
461 | sh_pfc_gpio_range.npins = pfc->last_gpio - pfc->first_gpio + 1; | |
462 | sh_pfc_gpio_range.base = pfc->first_gpio; | |
463 | sh_pfc_gpio_range.pin_base = pfc->first_gpio; | |
464 | ||
465 | pinctrl_add_gpio_range(sh_pfc_pmx->pctl, &sh_pfc_gpio_range); | |
466 | ||
467 | platform_set_drvdata(pdev, sh_pfc_pmx); | |
468 | ||
469 | return 0; | |
470 | ||
d93a891f PM |
471 | free_functions: |
472 | kfree(sh_pfc_pmx->functions); | |
473 | free_pads: | |
ca5481c6 PM |
474 | kfree(sh_pfc_pmx->pads); |
475 | kfree(sh_pfc_pmx); | |
d93a891f | 476 | |
ca5481c6 PM |
477 | return ret; |
478 | } | |
479 | ||
480 | static int __devexit sh_pfc_pinctrl_remove(struct platform_device *pdev) | |
481 | { | |
482 | struct sh_pfc_pinctrl *pmx = platform_get_drvdata(pdev); | |
483 | ||
484 | pinctrl_remove_gpio_range(pmx->pctl, &sh_pfc_gpio_range); | |
485 | pinctrl_unregister(pmx->pctl); | |
486 | ||
487 | platform_set_drvdata(pdev, NULL); | |
488 | ||
d93a891f | 489 | kfree(sh_pfc_pmx->functions); |
ca5481c6 PM |
490 | kfree(sh_pfc_pmx->pads); |
491 | kfree(sh_pfc_pmx); | |
492 | ||
493 | return 0; | |
494 | } | |
495 | ||
496 | static struct platform_driver sh_pfc_pinctrl_driver = { | |
497 | .probe = sh_pfc_pinctrl_probe, | |
498 | .remove = __devexit_p(sh_pfc_pinctrl_remove), | |
499 | .driver = { | |
54407110 | 500 | .name = DRV_NAME, |
ca5481c6 PM |
501 | .owner = THIS_MODULE, |
502 | }, | |
503 | }; | |
504 | ||
505 | static struct platform_device sh_pfc_pinctrl_device = { | |
54407110 | 506 | .name = DRV_NAME, |
ca5481c6 PM |
507 | .id = -1, |
508 | }; | |
509 | ||
510 | static int __init sh_pfc_pinctrl_init(void) | |
511 | { | |
512 | int rc; | |
513 | ||
514 | rc = platform_driver_register(&sh_pfc_pinctrl_driver); | |
515 | if (likely(!rc)) { | |
516 | rc = platform_device_register(&sh_pfc_pinctrl_device); | |
517 | if (unlikely(rc)) | |
518 | platform_driver_unregister(&sh_pfc_pinctrl_driver); | |
519 | } | |
520 | ||
521 | return rc; | |
522 | } | |
523 | ||
524 | static void __exit sh_pfc_pinctrl_exit(void) | |
525 | { | |
526 | platform_driver_unregister(&sh_pfc_pinctrl_driver); | |
527 | } | |
528 | ||
529 | subsys_initcall(sh_pfc_pinctrl_init); | |
530 | module_exit(sh_pfc_pinctrl_exit); |