Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Local APIC handling, local APIC timers | |
3 | * | |
8f47e163 | 4 | * (c) 1999, 2000, 2009 Ingo Molnar <mingo@redhat.com> |
1da177e4 LT |
5 | * |
6 | * Fixes | |
7 | * Maciej W. Rozycki : Bits for genuine 82489DX APICs; | |
8 | * thanks to Eric Gilmore | |
9 | * and Rolf G. Tews | |
10 | * for testing these extensively. | |
11 | * Maciej W. Rozycki : Various updates and fixes. | |
12 | * Mikael Pettersson : Power Management for UP-APIC. | |
13 | * Pavel Machek and | |
14 | * Mikael Pettersson : PM converted to driver model. | |
15 | */ | |
16 | ||
cdd6c482 | 17 | #include <linux/perf_event.h> |
1da177e4 | 18 | #include <linux/kernel_stat.h> |
d1de36f5 | 19 | #include <linux/mc146818rtc.h> |
70a20025 | 20 | #include <linux/acpi_pmtmr.h> |
d1de36f5 IM |
21 | #include <linux/clockchips.h> |
22 | #include <linux/interrupt.h> | |
23 | #include <linux/bootmem.h> | |
24 | #include <linux/ftrace.h> | |
25 | #include <linux/ioport.h> | |
e83a5fdc | 26 | #include <linux/module.h> |
f3c6ea1b | 27 | #include <linux/syscore_ops.h> |
d1de36f5 IM |
28 | #include <linux/delay.h> |
29 | #include <linux/timex.h> | |
334955ef | 30 | #include <linux/i8253.h> |
6e1cb38a | 31 | #include <linux/dmar.h> |
d1de36f5 IM |
32 | #include <linux/init.h> |
33 | #include <linux/cpu.h> | |
34 | #include <linux/dmi.h> | |
d1de36f5 IM |
35 | #include <linux/smp.h> |
36 | #include <linux/mm.h> | |
1da177e4 | 37 | |
cdd6c482 | 38 | #include <asm/perf_event.h> |
736decac | 39 | #include <asm/x86_init.h> |
1da177e4 | 40 | #include <asm/pgalloc.h> |
60063497 | 41 | #include <linux/atomic.h> |
1da177e4 | 42 | #include <asm/mpspec.h> |
d1de36f5 | 43 | #include <asm/i8259.h> |
73dea47f | 44 | #include <asm/proto.h> |
2c8c0e6b | 45 | #include <asm/apic.h> |
7167d08e | 46 | #include <asm/io_apic.h> |
d1de36f5 IM |
47 | #include <asm/desc.h> |
48 | #include <asm/hpet.h> | |
49 | #include <asm/idle.h> | |
50 | #include <asm/mtrr.h> | |
16f871bc | 51 | #include <asm/time.h> |
2bc13797 | 52 | #include <asm/smp.h> |
be71b855 | 53 | #include <asm/mce.h> |
8c3ba8d0 | 54 | #include <asm/tsc.h> |
2904ed8d | 55 | #include <asm/hypervisor.h> |
1da177e4 | 56 | |
ec70de8b | 57 | unsigned int num_processors; |
fdbecd9f | 58 | |
ec70de8b | 59 | unsigned disabled_cpus __cpuinitdata; |
fdbecd9f | 60 | |
ec70de8b BG |
61 | /* Processor that is doing the boot up */ |
62 | unsigned int boot_cpu_physical_apicid = -1U; | |
5af5573e | 63 | |
80e5609c | 64 | /* |
fdbecd9f | 65 | * The highest APIC ID seen during enumeration. |
80e5609c | 66 | */ |
ec70de8b | 67 | unsigned int max_physical_apicid; |
5af5573e | 68 | |
80e5609c | 69 | /* |
fdbecd9f | 70 | * Bitmask of physically existing CPUs: |
80e5609c | 71 | */ |
ec70de8b BG |
72 | physid_mask_t phys_cpu_present_map; |
73 | ||
74 | /* | |
75 | * Map cpu index to physical APIC ID | |
76 | */ | |
77 | DEFINE_EARLY_PER_CPU(u16, x86_cpu_to_apicid, BAD_APICID); | |
78 | DEFINE_EARLY_PER_CPU(u16, x86_bios_cpu_apicid, BAD_APICID); | |
79 | EXPORT_EARLY_PER_CPU_SYMBOL(x86_cpu_to_apicid); | |
80 | EXPORT_EARLY_PER_CPU_SYMBOL(x86_bios_cpu_apicid); | |
80e5609c | 81 | |
b3c51170 | 82 | #ifdef CONFIG_X86_32 |
4c321ff8 | 83 | |
4c321ff8 TH |
84 | /* |
85 | * On x86_32, the mapping between cpu and logical apicid may vary | |
86 | * depending on apic in use. The following early percpu variable is | |
87 | * used for the mapping. This is where the behaviors of x86_64 and 32 | |
88 | * actually diverge. Let's keep it ugly for now. | |
89 | */ | |
90 | DEFINE_EARLY_PER_CPU(int, x86_cpu_to_logical_apicid, BAD_APICID); | |
4c321ff8 | 91 | |
b3c51170 YL |
92 | /* |
93 | * Knob to control our willingness to enable the local APIC. | |
94 | * | |
95 | * +1=force-enable | |
96 | */ | |
25874a29 | 97 | static int force_enable_local_apic __initdata; |
b3c51170 YL |
98 | /* |
99 | * APIC command line parameters | |
100 | */ | |
101 | static int __init parse_lapic(char *arg) | |
102 | { | |
103 | force_enable_local_apic = 1; | |
104 | return 0; | |
105 | } | |
106 | early_param("lapic", parse_lapic); | |
f28c0ae2 YL |
107 | /* Local APIC was disabled by the BIOS and enabled by the kernel */ |
108 | static int enabled_via_apicbase; | |
109 | ||
c0eaa453 CG |
110 | /* |
111 | * Handle interrupt mode configuration register (IMCR). | |
112 | * This register controls whether the interrupt signals | |
113 | * that reach the BSP come from the master PIC or from the | |
114 | * local APIC. Before entering Symmetric I/O Mode, either | |
115 | * the BIOS or the operating system must switch out of | |
116 | * PIC Mode by changing the IMCR. | |
117 | */ | |
5cda395f | 118 | static inline void imcr_pic_to_apic(void) |
c0eaa453 CG |
119 | { |
120 | /* select IMCR register */ | |
121 | outb(0x70, 0x22); | |
122 | /* NMI and 8259 INTR go through APIC */ | |
123 | outb(0x01, 0x23); | |
124 | } | |
125 | ||
5cda395f | 126 | static inline void imcr_apic_to_pic(void) |
c0eaa453 CG |
127 | { |
128 | /* select IMCR register */ | |
129 | outb(0x70, 0x22); | |
130 | /* NMI and 8259 INTR go directly to BSP */ | |
131 | outb(0x00, 0x23); | |
132 | } | |
b3c51170 YL |
133 | #endif |
134 | ||
135 | #ifdef CONFIG_X86_64 | |
bc1d99c1 | 136 | static int apic_calibrate_pmtmr __initdata; |
b3c51170 YL |
137 | static __init int setup_apicpmtimer(char *s) |
138 | { | |
139 | apic_calibrate_pmtmr = 1; | |
140 | notsc_setup(NULL); | |
141 | return 0; | |
142 | } | |
143 | __setup("apicpmtimer", setup_apicpmtimer); | |
144 | #endif | |
145 | ||
fc1edaf9 | 146 | int x2apic_mode; |
06cd9a7d | 147 | #ifdef CONFIG_X86_X2APIC |
6e1cb38a | 148 | /* x2apic enabled before OS handover */ |
b6b301aa | 149 | static int x2apic_preenabled; |
49899eac YL |
150 | static __init int setup_nox2apic(char *str) |
151 | { | |
39d83a5d SS |
152 | if (x2apic_enabled()) { |
153 | pr_warning("Bios already enabled x2apic, " | |
154 | "can't enforce nox2apic"); | |
155 | return 0; | |
156 | } | |
157 | ||
49899eac YL |
158 | setup_clear_cpu_cap(X86_FEATURE_X2APIC); |
159 | return 0; | |
160 | } | |
161 | early_param("nox2apic", setup_nox2apic); | |
162 | #endif | |
1da177e4 | 163 | |
b3c51170 YL |
164 | unsigned long mp_lapic_addr; |
165 | int disable_apic; | |
166 | /* Disable local APIC timer from the kernel commandline or via dmi quirk */ | |
25874a29 | 167 | static int disable_apic_timer __initdata; |
e83a5fdc | 168 | /* Local APIC timer works in C2 */ |
2e7c2838 LT |
169 | int local_apic_timer_c2_ok; |
170 | EXPORT_SYMBOL_GPL(local_apic_timer_c2_ok); | |
171 | ||
efa2559f YL |
172 | int first_system_vector = 0xfe; |
173 | ||
e83a5fdc HS |
174 | /* |
175 | * Debug level, exported for io_apic.c | |
176 | */ | |
baa13188 | 177 | unsigned int apic_verbosity; |
e83a5fdc | 178 | |
89c38c28 CG |
179 | int pic_mode; |
180 | ||
bab4b27c AS |
181 | /* Have we found an MP table */ |
182 | int smp_found_config; | |
183 | ||
39928722 AD |
184 | static struct resource lapic_resource = { |
185 | .name = "Local APIC", | |
186 | .flags = IORESOURCE_MEM | IORESOURCE_BUSY, | |
187 | }; | |
188 | ||
1ade93ef | 189 | unsigned int lapic_timer_frequency = 0; |
d03030e9 | 190 | |
0e078e2f | 191 | static void apic_pm_activate(void); |
ba7eda4c | 192 | |
d3432896 AK |
193 | static unsigned long apic_phys; |
194 | ||
0e078e2f TG |
195 | /* |
196 | * Get the LAPIC version | |
197 | */ | |
198 | static inline int lapic_get_version(void) | |
ba7eda4c | 199 | { |
0e078e2f | 200 | return GET_APIC_VERSION(apic_read(APIC_LVR)); |
ba7eda4c TG |
201 | } |
202 | ||
0e078e2f | 203 | /* |
9c803869 | 204 | * Check, if the APIC is integrated or a separate chip |
0e078e2f TG |
205 | */ |
206 | static inline int lapic_is_integrated(void) | |
ba7eda4c | 207 | { |
9c803869 | 208 | #ifdef CONFIG_X86_64 |
0e078e2f | 209 | return 1; |
9c803869 CG |
210 | #else |
211 | return APIC_INTEGRATED(lapic_get_version()); | |
212 | #endif | |
ba7eda4c TG |
213 | } |
214 | ||
215 | /* | |
0e078e2f | 216 | * Check, whether this is a modern or a first generation APIC |
ba7eda4c | 217 | */ |
0e078e2f | 218 | static int modern_apic(void) |
ba7eda4c | 219 | { |
0e078e2f TG |
220 | /* AMD systems use old APIC versions, so check the CPU */ |
221 | if (boot_cpu_data.x86_vendor == X86_VENDOR_AMD && | |
222 | boot_cpu_data.x86 >= 0xf) | |
223 | return 1; | |
224 | return lapic_get_version() >= 0x14; | |
ba7eda4c TG |
225 | } |
226 | ||
08306ce6 | 227 | /* |
a933c618 CG |
228 | * right after this call apic become NOOP driven |
229 | * so apic->write/read doesn't do anything | |
08306ce6 | 230 | */ |
25874a29 | 231 | static void __init apic_disable(void) |
08306ce6 | 232 | { |
f88f2b4f | 233 | pr_info("APIC: switched to apic NOOP\n"); |
a933c618 | 234 | apic = &apic_noop; |
08306ce6 CG |
235 | } |
236 | ||
c1eeb2de | 237 | void native_apic_wait_icr_idle(void) |
8339e9fb FLV |
238 | { |
239 | while (apic_read(APIC_ICR) & APIC_ICR_BUSY) | |
240 | cpu_relax(); | |
241 | } | |
242 | ||
c1eeb2de | 243 | u32 native_safe_apic_wait_icr_idle(void) |
8339e9fb | 244 | { |
3c6bb07a | 245 | u32 send_status; |
8339e9fb FLV |
246 | int timeout; |
247 | ||
248 | timeout = 0; | |
249 | do { | |
250 | send_status = apic_read(APIC_ICR) & APIC_ICR_BUSY; | |
251 | if (!send_status) | |
252 | break; | |
253 | udelay(100); | |
254 | } while (timeout++ < 1000); | |
255 | ||
256 | return send_status; | |
257 | } | |
258 | ||
c1eeb2de | 259 | void native_apic_icr_write(u32 low, u32 id) |
1b374e4d | 260 | { |
ed4e5ec1 | 261 | apic_write(APIC_ICR2, SET_APIC_DEST_FIELD(id)); |
1b374e4d SS |
262 | apic_write(APIC_ICR, low); |
263 | } | |
264 | ||
c1eeb2de | 265 | u64 native_apic_icr_read(void) |
1b374e4d SS |
266 | { |
267 | u32 icr1, icr2; | |
268 | ||
269 | icr2 = apic_read(APIC_ICR2); | |
270 | icr1 = apic_read(APIC_ICR); | |
271 | ||
cf9768d7 | 272 | return icr1 | ((u64)icr2 << 32); |
1b374e4d SS |
273 | } |
274 | ||
7c37e48b CG |
275 | #ifdef CONFIG_X86_32 |
276 | /** | |
277 | * get_physical_broadcast - Get number of physical broadcast IDs | |
278 | */ | |
279 | int get_physical_broadcast(void) | |
280 | { | |
281 | return modern_apic() ? 0xff : 0xf; | |
282 | } | |
283 | #endif | |
284 | ||
0e078e2f TG |
285 | /** |
286 | * lapic_get_maxlvt - get the maximum number of local vector table entries | |
287 | */ | |
37e650c7 | 288 | int lapic_get_maxlvt(void) |
1da177e4 | 289 | { |
36a028de | 290 | unsigned int v; |
1da177e4 LT |
291 | |
292 | v = apic_read(APIC_LVR); | |
36a028de CG |
293 | /* |
294 | * - we always have APIC integrated on 64bit mode | |
295 | * - 82489DXs do not report # of LVT entries | |
296 | */ | |
297 | return APIC_INTEGRATED(GET_APIC_VERSION(v)) ? GET_APIC_MAXLVT(v) : 2; | |
1da177e4 LT |
298 | } |
299 | ||
274cfe59 CG |
300 | /* |
301 | * Local APIC timer | |
302 | */ | |
303 | ||
c40aaec6 | 304 | /* Clock divisor */ |
c40aaec6 | 305 | #define APIC_DIVISOR 16 |
f07f4f90 | 306 | |
0e078e2f TG |
307 | /* |
308 | * This function sets up the local APIC timer, with a timeout of | |
309 | * 'clocks' APIC bus clock. During calibration we actually call | |
310 | * this function twice on the boot CPU, once with a bogus timeout | |
311 | * value, second time for real. The other (noncalibrating) CPUs | |
312 | * call this function only once, with the real, calibrated value. | |
313 | * | |
314 | * We do reads before writes even if unnecessary, to get around the | |
315 | * P5 APIC double write bug. | |
316 | */ | |
0e078e2f | 317 | static void __setup_APIC_LVTT(unsigned int clocks, int oneshot, int irqen) |
1da177e4 | 318 | { |
0e078e2f | 319 | unsigned int lvtt_value, tmp_value; |
1da177e4 | 320 | |
0e078e2f TG |
321 | lvtt_value = LOCAL_TIMER_VECTOR; |
322 | if (!oneshot) | |
323 | lvtt_value |= APIC_LVT_TIMER_PERIODIC; | |
f07f4f90 CG |
324 | if (!lapic_is_integrated()) |
325 | lvtt_value |= SET_APIC_TIMER_BASE(APIC_TIMER_BASE_DIV); | |
326 | ||
0e078e2f TG |
327 | if (!irqen) |
328 | lvtt_value |= APIC_LVT_MASKED; | |
1da177e4 | 329 | |
0e078e2f | 330 | apic_write(APIC_LVTT, lvtt_value); |
1da177e4 LT |
331 | |
332 | /* | |
0e078e2f | 333 | * Divide PICLK by 16 |
1da177e4 | 334 | */ |
0e078e2f | 335 | tmp_value = apic_read(APIC_TDCR); |
c40aaec6 CG |
336 | apic_write(APIC_TDCR, |
337 | (tmp_value & ~(APIC_TDR_DIV_1 | APIC_TDR_DIV_TMBASE)) | | |
338 | APIC_TDR_DIV_16); | |
0e078e2f TG |
339 | |
340 | if (!oneshot) | |
f07f4f90 | 341 | apic_write(APIC_TMICT, clocks / APIC_DIVISOR); |
1da177e4 LT |
342 | } |
343 | ||
0e078e2f | 344 | /* |
a68c439b | 345 | * Setup extended LVT, AMD specific |
7b83dae7 | 346 | * |
a68c439b RR |
347 | * Software should use the LVT offsets the BIOS provides. The offsets |
348 | * are determined by the subsystems using it like those for MCE | |
349 | * threshold or IBS. On K8 only offset 0 (APIC500) and MCE interrupts | |
350 | * are supported. Beginning with family 10h at least 4 offsets are | |
351 | * available. | |
286f5718 | 352 | * |
a68c439b RR |
353 | * Since the offsets must be consistent for all cores, we keep track |
354 | * of the LVT offsets in software and reserve the offset for the same | |
355 | * vector also to be used on other cores. An offset is freed by | |
356 | * setting the entry to APIC_EILVT_MASKED. | |
357 | * | |
358 | * If the BIOS is right, there should be no conflicts. Otherwise a | |
359 | * "[Firmware Bug]: ..." error message is generated. However, if | |
360 | * software does not properly determines the offsets, it is not | |
361 | * necessarily a BIOS bug. | |
0e078e2f | 362 | */ |
7b83dae7 | 363 | |
a68c439b RR |
364 | static atomic_t eilvt_offsets[APIC_EILVT_NR_MAX]; |
365 | ||
366 | static inline int eilvt_entry_is_changeable(unsigned int old, unsigned int new) | |
367 | { | |
368 | return (old & APIC_EILVT_MASKED) | |
369 | || (new == APIC_EILVT_MASKED) | |
370 | || ((new & ~APIC_EILVT_MASKED) == old); | |
371 | } | |
372 | ||
373 | static unsigned int reserve_eilvt_offset(int offset, unsigned int new) | |
374 | { | |
375 | unsigned int rsvd; /* 0: uninitialized */ | |
376 | ||
377 | if (offset >= APIC_EILVT_NR_MAX) | |
378 | return ~0; | |
379 | ||
380 | rsvd = atomic_read(&eilvt_offsets[offset]) & ~APIC_EILVT_MASKED; | |
381 | do { | |
382 | if (rsvd && | |
383 | !eilvt_entry_is_changeable(rsvd, new)) | |
384 | /* may not change if vectors are different */ | |
385 | return rsvd; | |
386 | rsvd = atomic_cmpxchg(&eilvt_offsets[offset], rsvd, new); | |
387 | } while (rsvd != new); | |
388 | ||
389 | return new; | |
390 | } | |
391 | ||
392 | /* | |
393 | * If mask=1, the LVT entry does not generate interrupts while mask=0 | |
cbf74cea RR |
394 | * enables the vector. See also the BKDGs. Must be called with |
395 | * preemption disabled. | |
a68c439b RR |
396 | */ |
397 | ||
27afdf20 | 398 | int setup_APIC_eilvt(u8 offset, u8 vector, u8 msg_type, u8 mask) |
1da177e4 | 399 | { |
a68c439b RR |
400 | unsigned long reg = APIC_EILVTn(offset); |
401 | unsigned int new, old, reserved; | |
402 | ||
403 | new = (mask << 16) | (msg_type << 8) | vector; | |
404 | old = apic_read(reg); | |
405 | reserved = reserve_eilvt_offset(offset, new); | |
406 | ||
407 | if (reserved != new) { | |
eb48c9cb RR |
408 | pr_err(FW_BUG "cpu %d, try to use APIC%lX (LVT offset %d) for " |
409 | "vector 0x%x, but the register is already in use for " | |
410 | "vector 0x%x on another cpu\n", | |
411 | smp_processor_id(), reg, offset, new, reserved); | |
a68c439b RR |
412 | return -EINVAL; |
413 | } | |
414 | ||
415 | if (!eilvt_entry_is_changeable(old, new)) { | |
eb48c9cb RR |
416 | pr_err(FW_BUG "cpu %d, try to use APIC%lX (LVT offset %d) for " |
417 | "vector 0x%x, but the register is already in use for " | |
418 | "vector 0x%x on this cpu\n", | |
419 | smp_processor_id(), reg, offset, new, old); | |
a68c439b RR |
420 | return -EBUSY; |
421 | } | |
422 | ||
423 | apic_write(reg, new); | |
a8fcf1a2 | 424 | |
a68c439b | 425 | return 0; |
1da177e4 | 426 | } |
27afdf20 | 427 | EXPORT_SYMBOL_GPL(setup_APIC_eilvt); |
7b83dae7 | 428 | |
0e078e2f TG |
429 | /* |
430 | * Program the next event, relative to now | |
431 | */ | |
432 | static int lapic_next_event(unsigned long delta, | |
433 | struct clock_event_device *evt) | |
1da177e4 | 434 | { |
0e078e2f TG |
435 | apic_write(APIC_TMICT, delta); |
436 | return 0; | |
1da177e4 LT |
437 | } |
438 | ||
0e078e2f TG |
439 | /* |
440 | * Setup the lapic timer in periodic or oneshot mode | |
441 | */ | |
442 | static void lapic_timer_setup(enum clock_event_mode mode, | |
443 | struct clock_event_device *evt) | |
9b7711f0 HS |
444 | { |
445 | unsigned long flags; | |
0e078e2f | 446 | unsigned int v; |
9b7711f0 | 447 | |
0e078e2f TG |
448 | /* Lapic used as dummy for broadcast ? */ |
449 | if (evt->features & CLOCK_EVT_FEAT_DUMMY) | |
9b7711f0 HS |
450 | return; |
451 | ||
452 | local_irq_save(flags); | |
453 | ||
0e078e2f TG |
454 | switch (mode) { |
455 | case CLOCK_EVT_MODE_PERIODIC: | |
456 | case CLOCK_EVT_MODE_ONESHOT: | |
1ade93ef | 457 | __setup_APIC_LVTT(lapic_timer_frequency, |
0e078e2f TG |
458 | mode != CLOCK_EVT_MODE_PERIODIC, 1); |
459 | break; | |
460 | case CLOCK_EVT_MODE_UNUSED: | |
461 | case CLOCK_EVT_MODE_SHUTDOWN: | |
462 | v = apic_read(APIC_LVTT); | |
463 | v |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR); | |
464 | apic_write(APIC_LVTT, v); | |
6f9b4100 | 465 | apic_write(APIC_TMICT, 0); |
0e078e2f TG |
466 | break; |
467 | case CLOCK_EVT_MODE_RESUME: | |
468 | /* Nothing to do here */ | |
469 | break; | |
470 | } | |
9b7711f0 HS |
471 | |
472 | local_irq_restore(flags); | |
473 | } | |
474 | ||
1da177e4 | 475 | /* |
0e078e2f | 476 | * Local APIC timer broadcast function |
1da177e4 | 477 | */ |
9628937d | 478 | static void lapic_timer_broadcast(const struct cpumask *mask) |
1da177e4 | 479 | { |
0e078e2f | 480 | #ifdef CONFIG_SMP |
dac5f412 | 481 | apic->send_IPI_mask(mask, LOCAL_TIMER_VECTOR); |
0e078e2f TG |
482 | #endif |
483 | } | |
1da177e4 | 484 | |
25874a29 HK |
485 | |
486 | /* | |
487 | * The local apic timer can be used for any function which is CPU local. | |
488 | */ | |
489 | static struct clock_event_device lapic_clockevent = { | |
490 | .name = "lapic", | |
491 | .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT | |
492 | | CLOCK_EVT_FEAT_C3STOP | CLOCK_EVT_FEAT_DUMMY, | |
493 | .shift = 32, | |
494 | .set_mode = lapic_timer_setup, | |
495 | .set_next_event = lapic_next_event, | |
496 | .broadcast = lapic_timer_broadcast, | |
497 | .rating = 100, | |
498 | .irq = -1, | |
499 | }; | |
500 | static DEFINE_PER_CPU(struct clock_event_device, lapic_events); | |
501 | ||
0e078e2f | 502 | /* |
421f91d2 | 503 | * Setup the local APIC timer for this CPU. Copy the initialized values |
0e078e2f TG |
504 | * of the boot CPU and register the clock event in the framework. |
505 | */ | |
db4b5525 | 506 | static void __cpuinit setup_APIC_timer(void) |
0e078e2f TG |
507 | { |
508 | struct clock_event_device *levt = &__get_cpu_var(lapic_events); | |
1da177e4 | 509 | |
349c004e | 510 | if (this_cpu_has(X86_FEATURE_ARAT)) { |
db954b58 VP |
511 | lapic_clockevent.features &= ~CLOCK_EVT_FEAT_C3STOP; |
512 | /* Make LAPIC timer preferrable over percpu HPET */ | |
513 | lapic_clockevent.rating = 150; | |
514 | } | |
515 | ||
0e078e2f | 516 | memcpy(levt, &lapic_clockevent, sizeof(*levt)); |
320ab2b0 | 517 | levt->cpumask = cpumask_of(smp_processor_id()); |
1da177e4 | 518 | |
0e078e2f TG |
519 | clockevents_register_device(levt); |
520 | } | |
1da177e4 | 521 | |
2f04fa88 YL |
522 | /* |
523 | * In this functions we calibrate APIC bus clocks to the external timer. | |
524 | * | |
525 | * We want to do the calibration only once since we want to have local timer | |
526 | * irqs syncron. CPUs connected by the same APIC bus have the very same bus | |
527 | * frequency. | |
528 | * | |
529 | * This was previously done by reading the PIT/HPET and waiting for a wrap | |
530 | * around to find out, that a tick has elapsed. I have a box, where the PIT | |
531 | * readout is broken, so it never gets out of the wait loop again. This was | |
532 | * also reported by others. | |
533 | * | |
534 | * Monitoring the jiffies value is inaccurate and the clockevents | |
535 | * infrastructure allows us to do a simple substitution of the interrupt | |
536 | * handler. | |
537 | * | |
538 | * The calibration routine also uses the pm_timer when possible, as the PIT | |
539 | * happens to run way too slow (factor 2.3 on my VAIO CoreDuo, which goes | |
540 | * back to normal later in the boot process). | |
541 | */ | |
542 | ||
543 | #define LAPIC_CAL_LOOPS (HZ/10) | |
544 | ||
545 | static __initdata int lapic_cal_loops = -1; | |
546 | static __initdata long lapic_cal_t1, lapic_cal_t2; | |
547 | static __initdata unsigned long long lapic_cal_tsc1, lapic_cal_tsc2; | |
548 | static __initdata unsigned long lapic_cal_pm1, lapic_cal_pm2; | |
549 | static __initdata unsigned long lapic_cal_j1, lapic_cal_j2; | |
550 | ||
551 | /* | |
552 | * Temporary interrupt handler. | |
553 | */ | |
554 | static void __init lapic_cal_handler(struct clock_event_device *dev) | |
555 | { | |
556 | unsigned long long tsc = 0; | |
557 | long tapic = apic_read(APIC_TMCCT); | |
558 | unsigned long pm = acpi_pm_read_early(); | |
559 | ||
560 | if (cpu_has_tsc) | |
561 | rdtscll(tsc); | |
562 | ||
563 | switch (lapic_cal_loops++) { | |
564 | case 0: | |
565 | lapic_cal_t1 = tapic; | |
566 | lapic_cal_tsc1 = tsc; | |
567 | lapic_cal_pm1 = pm; | |
568 | lapic_cal_j1 = jiffies; | |
569 | break; | |
570 | ||
571 | case LAPIC_CAL_LOOPS: | |
572 | lapic_cal_t2 = tapic; | |
573 | lapic_cal_tsc2 = tsc; | |
574 | if (pm < lapic_cal_pm1) | |
575 | pm += ACPI_PM_OVRRUN; | |
576 | lapic_cal_pm2 = pm; | |
577 | lapic_cal_j2 = jiffies; | |
578 | break; | |
579 | } | |
580 | } | |
581 | ||
754ef0cd YI |
582 | static int __init |
583 | calibrate_by_pmtimer(long deltapm, long *delta, long *deltatsc) | |
b189892d CG |
584 | { |
585 | const long pm_100ms = PMTMR_TICKS_PER_SEC / 10; | |
586 | const long pm_thresh = pm_100ms / 100; | |
587 | unsigned long mult; | |
588 | u64 res; | |
589 | ||
590 | #ifndef CONFIG_X86_PM_TIMER | |
591 | return -1; | |
592 | #endif | |
593 | ||
39ba5d43 | 594 | apic_printk(APIC_VERBOSE, "... PM-Timer delta = %ld\n", deltapm); |
b189892d CG |
595 | |
596 | /* Check, if the PM timer is available */ | |
597 | if (!deltapm) | |
598 | return -1; | |
599 | ||
600 | mult = clocksource_hz2mult(PMTMR_TICKS_PER_SEC, 22); | |
601 | ||
602 | if (deltapm > (pm_100ms - pm_thresh) && | |
603 | deltapm < (pm_100ms + pm_thresh)) { | |
39ba5d43 | 604 | apic_printk(APIC_VERBOSE, "... PM-Timer result ok\n"); |
754ef0cd YI |
605 | return 0; |
606 | } | |
607 | ||
608 | res = (((u64)deltapm) * mult) >> 22; | |
609 | do_div(res, 1000000); | |
610 | pr_warning("APIC calibration not consistent " | |
39ba5d43 | 611 | "with PM-Timer: %ldms instead of 100ms\n",(long)res); |
754ef0cd YI |
612 | |
613 | /* Correct the lapic counter value */ | |
614 | res = (((u64)(*delta)) * pm_100ms); | |
615 | do_div(res, deltapm); | |
616 | pr_info("APIC delta adjusted to PM-Timer: " | |
617 | "%lu (%ld)\n", (unsigned long)res, *delta); | |
618 | *delta = (long)res; | |
619 | ||
620 | /* Correct the tsc counter value */ | |
621 | if (cpu_has_tsc) { | |
622 | res = (((u64)(*deltatsc)) * pm_100ms); | |
b189892d | 623 | do_div(res, deltapm); |
754ef0cd | 624 | apic_printk(APIC_VERBOSE, "TSC delta adjusted to " |
3235dc3f | 625 | "PM-Timer: %lu (%ld)\n", |
754ef0cd YI |
626 | (unsigned long)res, *deltatsc); |
627 | *deltatsc = (long)res; | |
b189892d CG |
628 | } |
629 | ||
630 | return 0; | |
631 | } | |
632 | ||
2f04fa88 YL |
633 | static int __init calibrate_APIC_clock(void) |
634 | { | |
635 | struct clock_event_device *levt = &__get_cpu_var(lapic_events); | |
2f04fa88 YL |
636 | void (*real_handler)(struct clock_event_device *dev); |
637 | unsigned long deltaj; | |
754ef0cd | 638 | long delta, deltatsc; |
2f04fa88 YL |
639 | int pm_referenced = 0; |
640 | ||
1ade93ef JP |
641 | /** |
642 | * check if lapic timer has already been calibrated by platform | |
643 | * specific routine, such as tsc calibration code. if so, we just fill | |
644 | * in the clockevent structure and return. | |
645 | */ | |
646 | ||
647 | if (lapic_timer_frequency) { | |
648 | apic_printk(APIC_VERBOSE, "lapic timer already calibrated %d\n", | |
649 | lapic_timer_frequency); | |
650 | lapic_clockevent.mult = div_sc(lapic_timer_frequency/APIC_DIVISOR, | |
651 | TICK_NSEC, lapic_clockevent.shift); | |
652 | lapic_clockevent.max_delta_ns = | |
653 | clockevent_delta2ns(0x7FFFFF, &lapic_clockevent); | |
654 | lapic_clockevent.min_delta_ns = | |
655 | clockevent_delta2ns(0xF, &lapic_clockevent); | |
656 | lapic_clockevent.features &= ~CLOCK_EVT_FEAT_DUMMY; | |
657 | return 0; | |
658 | } | |
659 | ||
2f04fa88 YL |
660 | local_irq_disable(); |
661 | ||
662 | /* Replace the global interrupt handler */ | |
663 | real_handler = global_clock_event->event_handler; | |
664 | global_clock_event->event_handler = lapic_cal_handler; | |
665 | ||
666 | /* | |
81608f3c | 667 | * Setup the APIC counter to maximum. There is no way the lapic |
2f04fa88 YL |
668 | * can underflow in the 100ms detection time frame |
669 | */ | |
81608f3c | 670 | __setup_APIC_LVTT(0xffffffff, 0, 0); |
2f04fa88 YL |
671 | |
672 | /* Let the interrupts run */ | |
673 | local_irq_enable(); | |
674 | ||
675 | while (lapic_cal_loops <= LAPIC_CAL_LOOPS) | |
676 | cpu_relax(); | |
677 | ||
678 | local_irq_disable(); | |
679 | ||
680 | /* Restore the real event handler */ | |
681 | global_clock_event->event_handler = real_handler; | |
682 | ||
683 | /* Build delta t1-t2 as apic timer counts down */ | |
684 | delta = lapic_cal_t1 - lapic_cal_t2; | |
685 | apic_printk(APIC_VERBOSE, "... lapic delta = %ld\n", delta); | |
686 | ||
754ef0cd YI |
687 | deltatsc = (long)(lapic_cal_tsc2 - lapic_cal_tsc1); |
688 | ||
b189892d CG |
689 | /* we trust the PM based calibration if possible */ |
690 | pm_referenced = !calibrate_by_pmtimer(lapic_cal_pm2 - lapic_cal_pm1, | |
754ef0cd | 691 | &delta, &deltatsc); |
2f04fa88 YL |
692 | |
693 | /* Calculate the scaled math multiplication factor */ | |
694 | lapic_clockevent.mult = div_sc(delta, TICK_NSEC * LAPIC_CAL_LOOPS, | |
695 | lapic_clockevent.shift); | |
696 | lapic_clockevent.max_delta_ns = | |
4aed89d6 | 697 | clockevent_delta2ns(0x7FFFFFFF, &lapic_clockevent); |
2f04fa88 YL |
698 | lapic_clockevent.min_delta_ns = |
699 | clockevent_delta2ns(0xF, &lapic_clockevent); | |
700 | ||
1ade93ef | 701 | lapic_timer_frequency = (delta * APIC_DIVISOR) / LAPIC_CAL_LOOPS; |
2f04fa88 YL |
702 | |
703 | apic_printk(APIC_VERBOSE, "..... delta %ld\n", delta); | |
411462f6 | 704 | apic_printk(APIC_VERBOSE, "..... mult: %u\n", lapic_clockevent.mult); |
2f04fa88 | 705 | apic_printk(APIC_VERBOSE, "..... calibration result: %u\n", |
1ade93ef | 706 | lapic_timer_frequency); |
2f04fa88 YL |
707 | |
708 | if (cpu_has_tsc) { | |
2f04fa88 YL |
709 | apic_printk(APIC_VERBOSE, "..... CPU clock speed is " |
710 | "%ld.%04ld MHz.\n", | |
754ef0cd YI |
711 | (deltatsc / LAPIC_CAL_LOOPS) / (1000000 / HZ), |
712 | (deltatsc / LAPIC_CAL_LOOPS) % (1000000 / HZ)); | |
2f04fa88 YL |
713 | } |
714 | ||
715 | apic_printk(APIC_VERBOSE, "..... host bus clock speed is " | |
716 | "%u.%04u MHz.\n", | |
1ade93ef JP |
717 | lapic_timer_frequency / (1000000 / HZ), |
718 | lapic_timer_frequency % (1000000 / HZ)); | |
2f04fa88 YL |
719 | |
720 | /* | |
721 | * Do a sanity check on the APIC calibration result | |
722 | */ | |
1ade93ef | 723 | if (lapic_timer_frequency < (1000000 / HZ)) { |
2f04fa88 | 724 | local_irq_enable(); |
ba21ebb6 | 725 | pr_warning("APIC frequency too slow, disabling apic timer\n"); |
2f04fa88 YL |
726 | return -1; |
727 | } | |
728 | ||
729 | levt->features &= ~CLOCK_EVT_FEAT_DUMMY; | |
730 | ||
b189892d CG |
731 | /* |
732 | * PM timer calibration failed or not turned on | |
733 | * so lets try APIC timer based calibration | |
734 | */ | |
2f04fa88 YL |
735 | if (!pm_referenced) { |
736 | apic_printk(APIC_VERBOSE, "... verify APIC timer\n"); | |
737 | ||
738 | /* | |
739 | * Setup the apic timer manually | |
740 | */ | |
741 | levt->event_handler = lapic_cal_handler; | |
742 | lapic_timer_setup(CLOCK_EVT_MODE_PERIODIC, levt); | |
743 | lapic_cal_loops = -1; | |
744 | ||
745 | /* Let the interrupts run */ | |
746 | local_irq_enable(); | |
747 | ||
748 | while (lapic_cal_loops <= LAPIC_CAL_LOOPS) | |
749 | cpu_relax(); | |
750 | ||
2f04fa88 YL |
751 | /* Stop the lapic timer */ |
752 | lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, levt); | |
753 | ||
2f04fa88 YL |
754 | /* Jiffies delta */ |
755 | deltaj = lapic_cal_j2 - lapic_cal_j1; | |
756 | apic_printk(APIC_VERBOSE, "... jiffies delta = %lu\n", deltaj); | |
757 | ||
758 | /* Check, if the jiffies result is consistent */ | |
759 | if (deltaj >= LAPIC_CAL_LOOPS-2 && deltaj <= LAPIC_CAL_LOOPS+2) | |
760 | apic_printk(APIC_VERBOSE, "... jiffies result ok\n"); | |
761 | else | |
762 | levt->features |= CLOCK_EVT_FEAT_DUMMY; | |
763 | } else | |
764 | local_irq_enable(); | |
765 | ||
766 | if (levt->features & CLOCK_EVT_FEAT_DUMMY) { | |
e423e33e | 767 | pr_warning("APIC timer disabled due to verification failure\n"); |
2f04fa88 YL |
768 | return -1; |
769 | } | |
770 | ||
771 | return 0; | |
772 | } | |
773 | ||
e83a5fdc HS |
774 | /* |
775 | * Setup the boot APIC | |
776 | * | |
777 | * Calibrate and verify the result. | |
778 | */ | |
0e078e2f TG |
779 | void __init setup_boot_APIC_clock(void) |
780 | { | |
781 | /* | |
274cfe59 CG |
782 | * The local apic timer can be disabled via the kernel |
783 | * commandline or from the CPU detection code. Register the lapic | |
784 | * timer as a dummy clock event source on SMP systems, so the | |
785 | * broadcast mechanism is used. On UP systems simply ignore it. | |
0e078e2f TG |
786 | */ |
787 | if (disable_apic_timer) { | |
ba21ebb6 | 788 | pr_info("Disabling APIC timer\n"); |
0e078e2f | 789 | /* No broadcast on UP ! */ |
9d09951d TG |
790 | if (num_possible_cpus() > 1) { |
791 | lapic_clockevent.mult = 1; | |
0e078e2f | 792 | setup_APIC_timer(); |
9d09951d | 793 | } |
0e078e2f TG |
794 | return; |
795 | } | |
796 | ||
274cfe59 CG |
797 | apic_printk(APIC_VERBOSE, "Using local APIC timer interrupts.\n" |
798 | "calibrating APIC timer ...\n"); | |
799 | ||
89b3b1f4 | 800 | if (calibrate_APIC_clock()) { |
c2b84b30 TG |
801 | /* No broadcast on UP ! */ |
802 | if (num_possible_cpus() > 1) | |
803 | setup_APIC_timer(); | |
804 | return; | |
805 | } | |
806 | ||
0e078e2f TG |
807 | /* |
808 | * If nmi_watchdog is set to IO_APIC, we need the | |
809 | * PIT/HPET going. Otherwise register lapic as a dummy | |
810 | * device. | |
811 | */ | |
072b198a | 812 | lapic_clockevent.features &= ~CLOCK_EVT_FEAT_DUMMY; |
0e078e2f | 813 | |
274cfe59 | 814 | /* Setup the lapic or request the broadcast */ |
0e078e2f TG |
815 | setup_APIC_timer(); |
816 | } | |
817 | ||
0e078e2f TG |
818 | void __cpuinit setup_secondary_APIC_clock(void) |
819 | { | |
0e078e2f TG |
820 | setup_APIC_timer(); |
821 | } | |
822 | ||
823 | /* | |
824 | * The guts of the apic timer interrupt | |
825 | */ | |
826 | static void local_apic_timer_interrupt(void) | |
827 | { | |
828 | int cpu = smp_processor_id(); | |
829 | struct clock_event_device *evt = &per_cpu(lapic_events, cpu); | |
830 | ||
831 | /* | |
832 | * Normally we should not be here till LAPIC has been initialized but | |
833 | * in some cases like kdump, its possible that there is a pending LAPIC | |
834 | * timer interrupt from previous kernel's context and is delivered in | |
835 | * new kernel the moment interrupts are enabled. | |
836 | * | |
837 | * Interrupts are enabled early and LAPIC is setup much later, hence | |
838 | * its possible that when we get here evt->event_handler is NULL. | |
839 | * Check for event_handler being NULL and discard the interrupt as | |
840 | * spurious. | |
841 | */ | |
842 | if (!evt->event_handler) { | |
ba21ebb6 | 843 | pr_warning("Spurious LAPIC timer interrupt on cpu %d\n", cpu); |
0e078e2f TG |
844 | /* Switch it off */ |
845 | lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, evt); | |
846 | return; | |
847 | } | |
848 | ||
849 | /* | |
850 | * the NMI deadlock-detector uses this. | |
851 | */ | |
915b0d01 | 852 | inc_irq_stat(apic_timer_irqs); |
0e078e2f TG |
853 | |
854 | evt->event_handler(evt); | |
855 | } | |
856 | ||
857 | /* | |
858 | * Local APIC timer interrupt. This is the most natural way for doing | |
859 | * local interrupts, but local timer interrupts can be emulated by | |
860 | * broadcast interrupts too. [in case the hw doesn't support APIC timers] | |
861 | * | |
862 | * [ if a single-CPU system runs an SMP kernel then we call the local | |
863 | * interrupt as well. Thus we cannot inline the local irq ... ] | |
864 | */ | |
bcbc4f20 | 865 | void __irq_entry smp_apic_timer_interrupt(struct pt_regs *regs) |
0e078e2f TG |
866 | { |
867 | struct pt_regs *old_regs = set_irq_regs(regs); | |
868 | ||
869 | /* | |
870 | * NOTE! We'd better ACK the irq immediately, | |
871 | * because timer handling can be slow. | |
872 | */ | |
873 | ack_APIC_irq(); | |
874 | /* | |
875 | * update_process_times() expects us to have done irq_enter(). | |
876 | * Besides, if we don't timer interrupts ignore the global | |
877 | * interrupt lock, which is the WrongThing (tm) to do. | |
878 | */ | |
879 | exit_idle(); | |
880 | irq_enter(); | |
881 | local_apic_timer_interrupt(); | |
882 | irq_exit(); | |
274cfe59 | 883 | |
0e078e2f TG |
884 | set_irq_regs(old_regs); |
885 | } | |
886 | ||
887 | int setup_profiling_timer(unsigned int multiplier) | |
888 | { | |
889 | return -EINVAL; | |
890 | } | |
891 | ||
0e078e2f TG |
892 | /* |
893 | * Local APIC start and shutdown | |
894 | */ | |
895 | ||
896 | /** | |
897 | * clear_local_APIC - shutdown the local APIC | |
898 | * | |
899 | * This is called, when a CPU is disabled and before rebooting, so the state of | |
900 | * the local APIC has no dangling leftovers. Also used to cleanout any BIOS | |
901 | * leftovers during boot. | |
902 | */ | |
903 | void clear_local_APIC(void) | |
904 | { | |
2584a82d | 905 | int maxlvt; |
0e078e2f TG |
906 | u32 v; |
907 | ||
d3432896 | 908 | /* APIC hasn't been mapped yet */ |
fc1edaf9 | 909 | if (!x2apic_mode && !apic_phys) |
d3432896 AK |
910 | return; |
911 | ||
912 | maxlvt = lapic_get_maxlvt(); | |
0e078e2f TG |
913 | /* |
914 | * Masking an LVT entry can trigger a local APIC error | |
915 | * if the vector is zero. Mask LVTERR first to prevent this. | |
916 | */ | |
917 | if (maxlvt >= 3) { | |
918 | v = ERROR_APIC_VECTOR; /* any non-zero vector will do */ | |
919 | apic_write(APIC_LVTERR, v | APIC_LVT_MASKED); | |
920 | } | |
921 | /* | |
922 | * Careful: we have to set masks only first to deassert | |
923 | * any level-triggered sources. | |
924 | */ | |
925 | v = apic_read(APIC_LVTT); | |
926 | apic_write(APIC_LVTT, v | APIC_LVT_MASKED); | |
927 | v = apic_read(APIC_LVT0); | |
928 | apic_write(APIC_LVT0, v | APIC_LVT_MASKED); | |
929 | v = apic_read(APIC_LVT1); | |
930 | apic_write(APIC_LVT1, v | APIC_LVT_MASKED); | |
931 | if (maxlvt >= 4) { | |
932 | v = apic_read(APIC_LVTPC); | |
933 | apic_write(APIC_LVTPC, v | APIC_LVT_MASKED); | |
934 | } | |
935 | ||
6764014b | 936 | /* lets not touch this if we didn't frob it */ |
4efc0670 | 937 | #ifdef CONFIG_X86_THERMAL_VECTOR |
6764014b CG |
938 | if (maxlvt >= 5) { |
939 | v = apic_read(APIC_LVTTHMR); | |
940 | apic_write(APIC_LVTTHMR, v | APIC_LVT_MASKED); | |
941 | } | |
942 | #endif | |
5ca8681c AK |
943 | #ifdef CONFIG_X86_MCE_INTEL |
944 | if (maxlvt >= 6) { | |
945 | v = apic_read(APIC_LVTCMCI); | |
946 | if (!(v & APIC_LVT_MASKED)) | |
947 | apic_write(APIC_LVTCMCI, v | APIC_LVT_MASKED); | |
948 | } | |
949 | #endif | |
950 | ||
0e078e2f TG |
951 | /* |
952 | * Clean APIC state for other OSs: | |
953 | */ | |
954 | apic_write(APIC_LVTT, APIC_LVT_MASKED); | |
955 | apic_write(APIC_LVT0, APIC_LVT_MASKED); | |
956 | apic_write(APIC_LVT1, APIC_LVT_MASKED); | |
957 | if (maxlvt >= 3) | |
958 | apic_write(APIC_LVTERR, APIC_LVT_MASKED); | |
959 | if (maxlvt >= 4) | |
960 | apic_write(APIC_LVTPC, APIC_LVT_MASKED); | |
6764014b CG |
961 | |
962 | /* Integrated APIC (!82489DX) ? */ | |
963 | if (lapic_is_integrated()) { | |
964 | if (maxlvt > 3) | |
965 | /* Clear ESR due to Pentium errata 3AP and 11AP */ | |
966 | apic_write(APIC_ESR, 0); | |
967 | apic_read(APIC_ESR); | |
968 | } | |
0e078e2f TG |
969 | } |
970 | ||
971 | /** | |
972 | * disable_local_APIC - clear and disable the local APIC | |
973 | */ | |
974 | void disable_local_APIC(void) | |
975 | { | |
976 | unsigned int value; | |
977 | ||
4a13ad0b | 978 | /* APIC hasn't been mapped yet */ |
fd19dce7 | 979 | if (!x2apic_mode && !apic_phys) |
4a13ad0b JB |
980 | return; |
981 | ||
0e078e2f TG |
982 | clear_local_APIC(); |
983 | ||
984 | /* | |
985 | * Disable APIC (implies clearing of registers | |
986 | * for 82489DX!). | |
987 | */ | |
988 | value = apic_read(APIC_SPIV); | |
989 | value &= ~APIC_SPIV_APIC_ENABLED; | |
990 | apic_write(APIC_SPIV, value); | |
990b183e CG |
991 | |
992 | #ifdef CONFIG_X86_32 | |
993 | /* | |
994 | * When LAPIC was disabled by the BIOS and enabled by the kernel, | |
995 | * restore the disabled state. | |
996 | */ | |
997 | if (enabled_via_apicbase) { | |
998 | unsigned int l, h; | |
999 | ||
1000 | rdmsr(MSR_IA32_APICBASE, l, h); | |
1001 | l &= ~MSR_IA32_APICBASE_ENABLE; | |
1002 | wrmsr(MSR_IA32_APICBASE, l, h); | |
1003 | } | |
1004 | #endif | |
0e078e2f TG |
1005 | } |
1006 | ||
fe4024dc CG |
1007 | /* |
1008 | * If Linux enabled the LAPIC against the BIOS default disable it down before | |
1009 | * re-entering the BIOS on shutdown. Otherwise the BIOS may get confused and | |
1010 | * not power-off. Additionally clear all LVT entries before disable_local_APIC | |
1011 | * for the case where Linux didn't enable the LAPIC. | |
1012 | */ | |
0e078e2f TG |
1013 | void lapic_shutdown(void) |
1014 | { | |
1015 | unsigned long flags; | |
1016 | ||
8312136f | 1017 | if (!cpu_has_apic && !apic_from_smp_config()) |
0e078e2f TG |
1018 | return; |
1019 | ||
1020 | local_irq_save(flags); | |
1021 | ||
fe4024dc CG |
1022 | #ifdef CONFIG_X86_32 |
1023 | if (!enabled_via_apicbase) | |
1024 | clear_local_APIC(); | |
1025 | else | |
1026 | #endif | |
1027 | disable_local_APIC(); | |
1028 | ||
0e078e2f TG |
1029 | |
1030 | local_irq_restore(flags); | |
1031 | } | |
1032 | ||
1033 | /* | |
1034 | * This is to verify that we're looking at a real local APIC. | |
1035 | * Check these against your board if the CPUs aren't getting | |
1036 | * started for no apparent reason. | |
1037 | */ | |
1038 | int __init verify_local_APIC(void) | |
1039 | { | |
1040 | unsigned int reg0, reg1; | |
1041 | ||
1042 | /* | |
1043 | * The version register is read-only in a real APIC. | |
1044 | */ | |
1045 | reg0 = apic_read(APIC_LVR); | |
1046 | apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg0); | |
1047 | apic_write(APIC_LVR, reg0 ^ APIC_LVR_MASK); | |
1048 | reg1 = apic_read(APIC_LVR); | |
1049 | apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg1); | |
1050 | ||
1051 | /* | |
1052 | * The two version reads above should print the same | |
1053 | * numbers. If the second one is different, then we | |
1054 | * poke at a non-APIC. | |
1055 | */ | |
1056 | if (reg1 != reg0) | |
1057 | return 0; | |
1058 | ||
1059 | /* | |
1060 | * Check if the version looks reasonably. | |
1061 | */ | |
1062 | reg1 = GET_APIC_VERSION(reg0); | |
1063 | if (reg1 == 0x00 || reg1 == 0xff) | |
1064 | return 0; | |
1065 | reg1 = lapic_get_maxlvt(); | |
1066 | if (reg1 < 0x02 || reg1 == 0xff) | |
1067 | return 0; | |
1068 | ||
1069 | /* | |
1070 | * The ID register is read/write in a real APIC. | |
1071 | */ | |
2d7a66d0 | 1072 | reg0 = apic_read(APIC_ID); |
0e078e2f | 1073 | apic_printk(APIC_DEBUG, "Getting ID: %x\n", reg0); |
5b812727 | 1074 | apic_write(APIC_ID, reg0 ^ apic->apic_id_mask); |
2d7a66d0 | 1075 | reg1 = apic_read(APIC_ID); |
0e078e2f TG |
1076 | apic_printk(APIC_DEBUG, "Getting ID: %x\n", reg1); |
1077 | apic_write(APIC_ID, reg0); | |
5b812727 | 1078 | if (reg1 != (reg0 ^ apic->apic_id_mask)) |
0e078e2f TG |
1079 | return 0; |
1080 | ||
1081 | /* | |
1da177e4 LT |
1082 | * The next two are just to see if we have sane values. |
1083 | * They're only really relevant if we're in Virtual Wire | |
1084 | * compatibility mode, but most boxes are anymore. | |
1085 | */ | |
1086 | reg0 = apic_read(APIC_LVT0); | |
0e078e2f | 1087 | apic_printk(APIC_DEBUG, "Getting LVT0: %x\n", reg0); |
1da177e4 LT |
1088 | reg1 = apic_read(APIC_LVT1); |
1089 | apic_printk(APIC_DEBUG, "Getting LVT1: %x\n", reg1); | |
1090 | ||
1091 | return 1; | |
1092 | } | |
1093 | ||
0e078e2f TG |
1094 | /** |
1095 | * sync_Arb_IDs - synchronize APIC bus arbitration IDs | |
1096 | */ | |
1da177e4 LT |
1097 | void __init sync_Arb_IDs(void) |
1098 | { | |
296cb951 CG |
1099 | /* |
1100 | * Unsupported on P4 - see Intel Dev. Manual Vol. 3, Ch. 8.6.1 And not | |
1101 | * needed on AMD. | |
1102 | */ | |
1103 | if (modern_apic() || boot_cpu_data.x86_vendor == X86_VENDOR_AMD) | |
1da177e4 LT |
1104 | return; |
1105 | ||
1106 | /* | |
1107 | * Wait for idle. | |
1108 | */ | |
1109 | apic_wait_icr_idle(); | |
1110 | ||
1111 | apic_printk(APIC_DEBUG, "Synchronizing Arb IDs.\n"); | |
6f6da97f CG |
1112 | apic_write(APIC_ICR, APIC_DEST_ALLINC | |
1113 | APIC_INT_LEVELTRIG | APIC_DM_INIT); | |
1da177e4 LT |
1114 | } |
1115 | ||
1da177e4 LT |
1116 | /* |
1117 | * An initial setup of the virtual wire mode. | |
1118 | */ | |
1119 | void __init init_bsp_APIC(void) | |
1120 | { | |
11a8e778 | 1121 | unsigned int value; |
1da177e4 LT |
1122 | |
1123 | /* | |
1124 | * Don't do the setup now if we have a SMP BIOS as the | |
1125 | * through-I/O-APIC virtual wire mode might be active. | |
1126 | */ | |
1127 | if (smp_found_config || !cpu_has_apic) | |
1128 | return; | |
1129 | ||
1da177e4 LT |
1130 | /* |
1131 | * Do not trust the local APIC being empty at bootup. | |
1132 | */ | |
1133 | clear_local_APIC(); | |
1134 | ||
1135 | /* | |
1136 | * Enable APIC. | |
1137 | */ | |
1138 | value = apic_read(APIC_SPIV); | |
1139 | value &= ~APIC_VECTOR_MASK; | |
1140 | value |= APIC_SPIV_APIC_ENABLED; | |
638c0411 CG |
1141 | |
1142 | #ifdef CONFIG_X86_32 | |
1143 | /* This bit is reserved on P4/Xeon and should be cleared */ | |
1144 | if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && | |
1145 | (boot_cpu_data.x86 == 15)) | |
1146 | value &= ~APIC_SPIV_FOCUS_DISABLED; | |
1147 | else | |
1148 | #endif | |
1149 | value |= APIC_SPIV_FOCUS_DISABLED; | |
1da177e4 | 1150 | value |= SPURIOUS_APIC_VECTOR; |
11a8e778 | 1151 | apic_write(APIC_SPIV, value); |
1da177e4 LT |
1152 | |
1153 | /* | |
1154 | * Set up the virtual wire mode. | |
1155 | */ | |
11a8e778 | 1156 | apic_write(APIC_LVT0, APIC_DM_EXTINT); |
1da177e4 | 1157 | value = APIC_DM_NMI; |
638c0411 CG |
1158 | if (!lapic_is_integrated()) /* 82489DX */ |
1159 | value |= APIC_LVT_LEVEL_TRIGGER; | |
11a8e778 | 1160 | apic_write(APIC_LVT1, value); |
1da177e4 LT |
1161 | } |
1162 | ||
c43da2f5 CG |
1163 | static void __cpuinit lapic_setup_esr(void) |
1164 | { | |
9df08f10 CG |
1165 | unsigned int oldvalue, value, maxlvt; |
1166 | ||
1167 | if (!lapic_is_integrated()) { | |
ba21ebb6 | 1168 | pr_info("No ESR for 82489DX.\n"); |
9df08f10 CG |
1169 | return; |
1170 | } | |
c43da2f5 | 1171 | |
08125d3e | 1172 | if (apic->disable_esr) { |
c43da2f5 | 1173 | /* |
9df08f10 CG |
1174 | * Something untraceable is creating bad interrupts on |
1175 | * secondary quads ... for the moment, just leave the | |
1176 | * ESR disabled - we can't do anything useful with the | |
1177 | * errors anyway - mbligh | |
c43da2f5 | 1178 | */ |
ba21ebb6 | 1179 | pr_info("Leaving ESR disabled.\n"); |
9df08f10 | 1180 | return; |
c43da2f5 | 1181 | } |
9df08f10 CG |
1182 | |
1183 | maxlvt = lapic_get_maxlvt(); | |
1184 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ | |
1185 | apic_write(APIC_ESR, 0); | |
1186 | oldvalue = apic_read(APIC_ESR); | |
1187 | ||
1188 | /* enables sending errors */ | |
1189 | value = ERROR_APIC_VECTOR; | |
1190 | apic_write(APIC_LVTERR, value); | |
1191 | ||
1192 | /* | |
1193 | * spec says clear errors after enabling vector. | |
1194 | */ | |
1195 | if (maxlvt > 3) | |
1196 | apic_write(APIC_ESR, 0); | |
1197 | value = apic_read(APIC_ESR); | |
1198 | if (value != oldvalue) | |
1199 | apic_printk(APIC_VERBOSE, "ESR value before enabling " | |
1200 | "vector: 0x%08x after: 0x%08x\n", | |
1201 | oldvalue, value); | |
c43da2f5 CG |
1202 | } |
1203 | ||
0e078e2f TG |
1204 | /** |
1205 | * setup_local_APIC - setup the local APIC | |
0aa002fe TH |
1206 | * |
1207 | * Used to setup local APIC while initializing BSP or bringin up APs. | |
1208 | * Always called with preemption disabled. | |
0e078e2f TG |
1209 | */ |
1210 | void __cpuinit setup_local_APIC(void) | |
1da177e4 | 1211 | { |
0aa002fe | 1212 | int cpu = smp_processor_id(); |
8c3ba8d0 KJ |
1213 | unsigned int value, queued; |
1214 | int i, j, acked = 0; | |
1215 | unsigned long long tsc = 0, ntsc; | |
1216 | long long max_loops = cpu_khz; | |
1217 | ||
1218 | if (cpu_has_tsc) | |
1219 | rdtscll(tsc); | |
1da177e4 | 1220 | |
f1182638 | 1221 | if (disable_apic) { |
7167d08e | 1222 | disable_ioapic_support(); |
f1182638 JB |
1223 | return; |
1224 | } | |
1225 | ||
89c38c28 CG |
1226 | #ifdef CONFIG_X86_32 |
1227 | /* Pound the ESR really hard over the head with a big hammer - mbligh */ | |
08125d3e | 1228 | if (lapic_is_integrated() && apic->disable_esr) { |
89c38c28 CG |
1229 | apic_write(APIC_ESR, 0); |
1230 | apic_write(APIC_ESR, 0); | |
1231 | apic_write(APIC_ESR, 0); | |
1232 | apic_write(APIC_ESR, 0); | |
1233 | } | |
1234 | #endif | |
cdd6c482 | 1235 | perf_events_lapic_init(); |
89c38c28 | 1236 | |
1da177e4 LT |
1237 | /* |
1238 | * Double-check whether this APIC is really registered. | |
1239 | * This is meaningless in clustered apic mode, so we skip it. | |
1240 | */ | |
c2777f98 | 1241 | BUG_ON(!apic->apic_id_registered()); |
1da177e4 LT |
1242 | |
1243 | /* | |
1244 | * Intel recommends to set DFR, LDR and TPR before enabling | |
1245 | * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel | |
1246 | * document number 292116). So here it goes... | |
1247 | */ | |
a5c43296 | 1248 | apic->init_apic_ldr(); |
1da177e4 | 1249 | |
6f802c4b TH |
1250 | #ifdef CONFIG_X86_32 |
1251 | /* | |
acb8bc09 TH |
1252 | * APIC LDR is initialized. If logical_apicid mapping was |
1253 | * initialized during get_smp_config(), make sure it matches the | |
1254 | * actual value. | |
6f802c4b | 1255 | */ |
acb8bc09 TH |
1256 | i = early_per_cpu(x86_cpu_to_logical_apicid, cpu); |
1257 | WARN_ON(i != BAD_APICID && i != logical_smp_processor_id()); | |
1258 | /* always use the value from LDR */ | |
6f802c4b TH |
1259 | early_per_cpu(x86_cpu_to_logical_apicid, cpu) = |
1260 | logical_smp_processor_id(); | |
c4b90c11 TH |
1261 | |
1262 | /* | |
1263 | * Some NUMA implementations (NUMAQ) don't initialize apicid to | |
1264 | * node mapping during NUMA init. Now that logical apicid is | |
1265 | * guaranteed to be known, give it another chance. This is already | |
1266 | * a bit too late - percpu allocation has already happened without | |
1267 | * proper NUMA affinity. | |
1268 | */ | |
84914ed0 TH |
1269 | if (apic->x86_32_numa_cpu_node) |
1270 | set_apicid_to_node(early_per_cpu(x86_cpu_to_apicid, cpu), | |
1271 | apic->x86_32_numa_cpu_node(cpu)); | |
6f802c4b TH |
1272 | #endif |
1273 | ||
1da177e4 LT |
1274 | /* |
1275 | * Set Task Priority to 'accept all'. We never change this | |
1276 | * later on. | |
1277 | */ | |
1278 | value = apic_read(APIC_TASKPRI); | |
1279 | value &= ~APIC_TPRI_MASK; | |
11a8e778 | 1280 | apic_write(APIC_TASKPRI, value); |
1da177e4 | 1281 | |
da7ed9f9 VG |
1282 | /* |
1283 | * After a crash, we no longer service the interrupts and a pending | |
1284 | * interrupt from previous kernel might still have ISR bit set. | |
1285 | * | |
1286 | * Most probably by now CPU has serviced that pending interrupt and | |
1287 | * it might not have done the ack_APIC_irq() because it thought, | |
1288 | * interrupt came from i8259 as ExtInt. LAPIC did not get EOI so it | |
1289 | * does not clear the ISR bit and cpu thinks it has already serivced | |
1290 | * the interrupt. Hence a vector might get locked. It was noticed | |
1291 | * for timer irq (vector 0x31). Issue an extra EOI to clear ISR. | |
1292 | */ | |
8c3ba8d0 KJ |
1293 | do { |
1294 | queued = 0; | |
1295 | for (i = APIC_ISR_NR - 1; i >= 0; i--) | |
1296 | queued |= apic_read(APIC_IRR + i*0x10); | |
1297 | ||
1298 | for (i = APIC_ISR_NR - 1; i >= 0; i--) { | |
1299 | value = apic_read(APIC_ISR + i*0x10); | |
1300 | for (j = 31; j >= 0; j--) { | |
1301 | if (value & (1<<j)) { | |
1302 | ack_APIC_irq(); | |
1303 | acked++; | |
1304 | } | |
1305 | } | |
da7ed9f9 | 1306 | } |
8c3ba8d0 KJ |
1307 | if (acked > 256) { |
1308 | printk(KERN_ERR "LAPIC pending interrupts after %d EOI\n", | |
1309 | acked); | |
1310 | break; | |
1311 | } | |
1312 | if (cpu_has_tsc) { | |
1313 | rdtscll(ntsc); | |
1314 | max_loops = (cpu_khz << 10) - (ntsc - tsc); | |
1315 | } else | |
1316 | max_loops--; | |
1317 | } while (queued && max_loops > 0); | |
1318 | WARN_ON(max_loops <= 0); | |
da7ed9f9 | 1319 | |
1da177e4 LT |
1320 | /* |
1321 | * Now that we are all set up, enable the APIC | |
1322 | */ | |
1323 | value = apic_read(APIC_SPIV); | |
1324 | value &= ~APIC_VECTOR_MASK; | |
1325 | /* | |
1326 | * Enable APIC | |
1327 | */ | |
1328 | value |= APIC_SPIV_APIC_ENABLED; | |
1329 | ||
89c38c28 CG |
1330 | #ifdef CONFIG_X86_32 |
1331 | /* | |
1332 | * Some unknown Intel IO/APIC (or APIC) errata is biting us with | |
1333 | * certain networking cards. If high frequency interrupts are | |
1334 | * happening on a particular IOAPIC pin, plus the IOAPIC routing | |
1335 | * entry is masked/unmasked at a high rate as well then sooner or | |
1336 | * later IOAPIC line gets 'stuck', no more interrupts are received | |
1337 | * from the device. If focus CPU is disabled then the hang goes | |
1338 | * away, oh well :-( | |
1339 | * | |
1340 | * [ This bug can be reproduced easily with a level-triggered | |
1341 | * PCI Ne2000 networking cards and PII/PIII processors, dual | |
1342 | * BX chipset. ] | |
1343 | */ | |
1344 | /* | |
1345 | * Actually disabling the focus CPU check just makes the hang less | |
1346 | * frequent as it makes the interrupt distributon model be more | |
1347 | * like LRU than MRU (the short-term load is more even across CPUs). | |
1348 | * See also the comment in end_level_ioapic_irq(). --macro | |
1349 | */ | |
1350 | ||
1351 | /* | |
1352 | * - enable focus processor (bit==0) | |
1353 | * - 64bit mode always use processor focus | |
1354 | * so no need to set it | |
1355 | */ | |
1356 | value &= ~APIC_SPIV_FOCUS_DISABLED; | |
1357 | #endif | |
3f14c746 | 1358 | |
1da177e4 LT |
1359 | /* |
1360 | * Set spurious IRQ vector | |
1361 | */ | |
1362 | value |= SPURIOUS_APIC_VECTOR; | |
11a8e778 | 1363 | apic_write(APIC_SPIV, value); |
1da177e4 LT |
1364 | |
1365 | /* | |
1366 | * Set up LVT0, LVT1: | |
1367 | * | |
1368 | * set up through-local-APIC on the BP's LINT0. This is not | |
1369 | * strictly necessary in pure symmetric-IO mode, but sometimes | |
1370 | * we delegate interrupts to the 8259A. | |
1371 | */ | |
1372 | /* | |
1373 | * TODO: set up through-local-APIC from through-I/O-APIC? --macro | |
1374 | */ | |
1375 | value = apic_read(APIC_LVT0) & APIC_LVT_MASKED; | |
0aa002fe | 1376 | if (!cpu && (pic_mode || !value)) { |
1da177e4 | 1377 | value = APIC_DM_EXTINT; |
0aa002fe | 1378 | apic_printk(APIC_VERBOSE, "enabled ExtINT on CPU#%d\n", cpu); |
1da177e4 LT |
1379 | } else { |
1380 | value = APIC_DM_EXTINT | APIC_LVT_MASKED; | |
0aa002fe | 1381 | apic_printk(APIC_VERBOSE, "masked ExtINT on CPU#%d\n", cpu); |
1da177e4 | 1382 | } |
11a8e778 | 1383 | apic_write(APIC_LVT0, value); |
1da177e4 LT |
1384 | |
1385 | /* | |
1386 | * only the BP should see the LINT1 NMI signal, obviously. | |
1387 | */ | |
0aa002fe | 1388 | if (!cpu) |
1da177e4 LT |
1389 | value = APIC_DM_NMI; |
1390 | else | |
1391 | value = APIC_DM_NMI | APIC_LVT_MASKED; | |
89c38c28 CG |
1392 | if (!lapic_is_integrated()) /* 82489DX */ |
1393 | value |= APIC_LVT_LEVEL_TRIGGER; | |
11a8e778 | 1394 | apic_write(APIC_LVT1, value); |
89c38c28 | 1395 | |
be71b855 AK |
1396 | #ifdef CONFIG_X86_MCE_INTEL |
1397 | /* Recheck CMCI information after local APIC is up on CPU #0 */ | |
0aa002fe | 1398 | if (!cpu) |
be71b855 AK |
1399 | cmci_recheck(); |
1400 | #endif | |
739f33b3 | 1401 | } |
1da177e4 | 1402 | |
739f33b3 AK |
1403 | void __cpuinit end_local_APIC_setup(void) |
1404 | { | |
1405 | lapic_setup_esr(); | |
fa6b95fc CG |
1406 | |
1407 | #ifdef CONFIG_X86_32 | |
1b4ee4e4 CG |
1408 | { |
1409 | unsigned int value; | |
1410 | /* Disable the local apic timer */ | |
1411 | value = apic_read(APIC_LVTT); | |
1412 | value |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR); | |
1413 | apic_write(APIC_LVTT, value); | |
1414 | } | |
fa6b95fc CG |
1415 | #endif |
1416 | ||
0e078e2f | 1417 | apic_pm_activate(); |
2fb270f3 JB |
1418 | } |
1419 | ||
1420 | void __init bsp_end_local_APIC_setup(void) | |
1421 | { | |
1422 | end_local_APIC_setup(); | |
7f7fbf45 KK |
1423 | |
1424 | /* | |
1425 | * Now that local APIC setup is completed for BP, configure the fault | |
1426 | * handling for interrupt remapping. | |
1427 | */ | |
2fb270f3 | 1428 | if (intr_remapping_enabled) |
7f7fbf45 KK |
1429 | enable_drhd_fault_handling(); |
1430 | ||
1da177e4 | 1431 | } |
1da177e4 | 1432 | |
06cd9a7d | 1433 | #ifdef CONFIG_X86_X2APIC |
6e1cb38a SS |
1434 | void check_x2apic(void) |
1435 | { | |
ef1f87aa | 1436 | if (x2apic_enabled()) { |
ba21ebb6 | 1437 | pr_info("x2apic enabled by BIOS, switching to x2apic ops\n"); |
fc1edaf9 | 1438 | x2apic_preenabled = x2apic_mode = 1; |
6e1cb38a SS |
1439 | } |
1440 | } | |
1441 | ||
1442 | void enable_x2apic(void) | |
1443 | { | |
1444 | int msr, msr2; | |
1445 | ||
fc1edaf9 | 1446 | if (!x2apic_mode) |
06cd9a7d YL |
1447 | return; |
1448 | ||
6e1cb38a SS |
1449 | rdmsr(MSR_IA32_APICBASE, msr, msr2); |
1450 | if (!(msr & X2APIC_ENABLE)) { | |
450b1e8d | 1451 | printk_once(KERN_INFO "Enabling x2apic\n"); |
25970852 | 1452 | wrmsr(MSR_IA32_APICBASE, msr | X2APIC_ENABLE, msr2); |
6e1cb38a SS |
1453 | } |
1454 | } | |
93758238 | 1455 | #endif /* CONFIG_X86_X2APIC */ |
6e1cb38a | 1456 | |
ce69a784 | 1457 | int __init enable_IR(void) |
6e1cb38a | 1458 | { |
d3f13810 | 1459 | #ifdef CONFIG_IRQ_REMAP |
93758238 WH |
1460 | if (!intr_remapping_supported()) { |
1461 | pr_debug("intr-remapping not supported\n"); | |
41750d31 | 1462 | return -1; |
6e1cb38a SS |
1463 | } |
1464 | ||
93758238 WH |
1465 | if (!x2apic_preenabled && skip_ioapic_setup) { |
1466 | pr_info("Skipped enabling intr-remap because of skipping " | |
1467 | "io-apic setup\n"); | |
41750d31 | 1468 | return -1; |
6e1cb38a SS |
1469 | } |
1470 | ||
41750d31 | 1471 | return enable_intr_remapping(); |
ce69a784 | 1472 | #endif |
41750d31 | 1473 | return -1; |
ce69a784 GN |
1474 | } |
1475 | ||
1476 | void __init enable_IR_x2apic(void) | |
1477 | { | |
1478 | unsigned long flags; | |
ce69a784 | 1479 | int ret, x2apic_enabled = 0; |
e670761f | 1480 | int dmar_table_init_ret; |
b7f42ab2 | 1481 | |
b7f42ab2 | 1482 | dmar_table_init_ret = dmar_table_init(); |
e670761f YL |
1483 | if (dmar_table_init_ret && !x2apic_supported()) |
1484 | return; | |
ce69a784 | 1485 | |
31dce14a | 1486 | ret = save_ioapic_entries(); |
5ffa4eb2 | 1487 | if (ret) { |
ba21ebb6 | 1488 | pr_info("Saving IO-APIC state failed: %d\n", ret); |
ce69a784 | 1489 | goto out; |
5ffa4eb2 | 1490 | } |
6e1cb38a | 1491 | |
05c3dc2c | 1492 | local_irq_save(flags); |
b81bb373 | 1493 | legacy_pic->mask_all(); |
31dce14a | 1494 | mask_ioapic_entries(); |
05c3dc2c | 1495 | |
b7f42ab2 | 1496 | if (dmar_table_init_ret) |
41750d31 | 1497 | ret = -1; |
b7f42ab2 YL |
1498 | else |
1499 | ret = enable_IR(); | |
1500 | ||
41750d31 | 1501 | if (ret < 0) { |
ce69a784 GN |
1502 | /* IR is required if there is APIC ID > 255 even when running |
1503 | * under KVM | |
1504 | */ | |
2904ed8d SY |
1505 | if (max_physical_apicid > 255 || |
1506 | !hypervisor_x2apic_available()) | |
ce69a784 GN |
1507 | goto nox2apic; |
1508 | /* | |
1509 | * without IR all CPUs can be addressed by IOAPIC/MSI | |
1510 | * only in physical mode | |
1511 | */ | |
1512 | x2apic_force_phys(); | |
1513 | } | |
6e1cb38a | 1514 | |
41750d31 SS |
1515 | if (ret == IRQ_REMAP_XAPIC_MODE) |
1516 | goto nox2apic; | |
1517 | ||
ce69a784 | 1518 | x2apic_enabled = 1; |
93758238 | 1519 | |
fc1edaf9 SS |
1520 | if (x2apic_supported() && !x2apic_mode) { |
1521 | x2apic_mode = 1; | |
6e1cb38a | 1522 | enable_x2apic(); |
93758238 | 1523 | pr_info("Enabled x2apic\n"); |
6e1cb38a | 1524 | } |
5ffa4eb2 | 1525 | |
ce69a784 | 1526 | nox2apic: |
41750d31 | 1527 | if (ret < 0) /* IR enabling failed */ |
31dce14a | 1528 | restore_ioapic_entries(); |
b81bb373 | 1529 | legacy_pic->restore_mask(); |
6e1cb38a SS |
1530 | local_irq_restore(flags); |
1531 | ||
ce69a784 | 1532 | out: |
41750d31 | 1533 | if (x2apic_enabled || !x2apic_supported()) |
93758238 WH |
1534 | return; |
1535 | ||
93758238 | 1536 | if (x2apic_preenabled) |
ce69a784 | 1537 | panic("x2apic: enabled by BIOS but kernel init failed."); |
41750d31 SS |
1538 | else if (ret == IRQ_REMAP_XAPIC_MODE) |
1539 | pr_info("x2apic not enabled, IRQ remapping is in xapic mode\n"); | |
1540 | else if (ret < 0) | |
1541 | pr_info("x2apic not enabled, IRQ remapping init failed\n"); | |
6e1cb38a | 1542 | } |
93758238 | 1543 | |
be7a656f | 1544 | #ifdef CONFIG_X86_64 |
1da177e4 LT |
1545 | /* |
1546 | * Detect and enable local APICs on non-SMP boards. | |
1547 | * Original code written by Keir Fraser. | |
1548 | * On AMD64 we trust the BIOS - if it says no APIC it is likely | |
6935d1f9 | 1549 | * not correctly set up (usually the APIC timer won't work etc.) |
1da177e4 | 1550 | */ |
0e078e2f | 1551 | static int __init detect_init_APIC(void) |
1da177e4 LT |
1552 | { |
1553 | if (!cpu_has_apic) { | |
ba21ebb6 | 1554 | pr_info("No local APIC present\n"); |
1da177e4 LT |
1555 | return -1; |
1556 | } | |
1557 | ||
1558 | mp_lapic_addr = APIC_DEFAULT_PHYS_BASE; | |
1da177e4 LT |
1559 | return 0; |
1560 | } | |
be7a656f | 1561 | #else |
5a7ae78f | 1562 | |
25874a29 | 1563 | static int __init apic_verify(void) |
5a7ae78f TG |
1564 | { |
1565 | u32 features, h, l; | |
1566 | ||
1567 | /* | |
1568 | * The APIC feature bit should now be enabled | |
1569 | * in `cpuid' | |
1570 | */ | |
1571 | features = cpuid_edx(1); | |
1572 | if (!(features & (1 << X86_FEATURE_APIC))) { | |
1573 | pr_warning("Could not enable APIC!\n"); | |
1574 | return -1; | |
1575 | } | |
1576 | set_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC); | |
1577 | mp_lapic_addr = APIC_DEFAULT_PHYS_BASE; | |
1578 | ||
1579 | /* The BIOS may have set up the APIC at some other address */ | |
1580 | rdmsr(MSR_IA32_APICBASE, l, h); | |
1581 | if (l & MSR_IA32_APICBASE_ENABLE) | |
1582 | mp_lapic_addr = l & MSR_IA32_APICBASE_BASE; | |
1583 | ||
1584 | pr_info("Found and enabled local APIC!\n"); | |
1585 | return 0; | |
1586 | } | |
1587 | ||
25874a29 | 1588 | int __init apic_force_enable(unsigned long addr) |
5a7ae78f TG |
1589 | { |
1590 | u32 h, l; | |
1591 | ||
1592 | if (disable_apic) | |
1593 | return -1; | |
1594 | ||
1595 | /* | |
1596 | * Some BIOSes disable the local APIC in the APIC_BASE | |
1597 | * MSR. This can only be done in software for Intel P6 or later | |
1598 | * and AMD K7 (Model > 1) or later. | |
1599 | */ | |
1600 | rdmsr(MSR_IA32_APICBASE, l, h); | |
1601 | if (!(l & MSR_IA32_APICBASE_ENABLE)) { | |
1602 | pr_info("Local APIC disabled by BIOS -- reenabling.\n"); | |
1603 | l &= ~MSR_IA32_APICBASE_BASE; | |
a906fdaa | 1604 | l |= MSR_IA32_APICBASE_ENABLE | addr; |
5a7ae78f TG |
1605 | wrmsr(MSR_IA32_APICBASE, l, h); |
1606 | enabled_via_apicbase = 1; | |
1607 | } | |
1608 | return apic_verify(); | |
1609 | } | |
1610 | ||
be7a656f YL |
1611 | /* |
1612 | * Detect and initialize APIC | |
1613 | */ | |
1614 | static int __init detect_init_APIC(void) | |
1615 | { | |
be7a656f YL |
1616 | /* Disabled by kernel option? */ |
1617 | if (disable_apic) | |
1618 | return -1; | |
1619 | ||
1620 | switch (boot_cpu_data.x86_vendor) { | |
1621 | case X86_VENDOR_AMD: | |
1622 | if ((boot_cpu_data.x86 == 6 && boot_cpu_data.x86_model > 1) || | |
85877061 | 1623 | (boot_cpu_data.x86 >= 15)) |
be7a656f YL |
1624 | break; |
1625 | goto no_apic; | |
1626 | case X86_VENDOR_INTEL: | |
1627 | if (boot_cpu_data.x86 == 6 || boot_cpu_data.x86 == 15 || | |
1628 | (boot_cpu_data.x86 == 5 && cpu_has_apic)) | |
1629 | break; | |
1630 | goto no_apic; | |
1631 | default: | |
1632 | goto no_apic; | |
1633 | } | |
1634 | ||
1635 | if (!cpu_has_apic) { | |
1636 | /* | |
1637 | * Over-ride BIOS and try to enable the local APIC only if | |
1638 | * "lapic" specified. | |
1639 | */ | |
1640 | if (!force_enable_local_apic) { | |
ba21ebb6 CG |
1641 | pr_info("Local APIC disabled by BIOS -- " |
1642 | "you can enable it with \"lapic\"\n"); | |
be7a656f YL |
1643 | return -1; |
1644 | } | |
a906fdaa | 1645 | if (apic_force_enable(APIC_DEFAULT_PHYS_BASE)) |
5a7ae78f TG |
1646 | return -1; |
1647 | } else { | |
1648 | if (apic_verify()) | |
1649 | return -1; | |
be7a656f | 1650 | } |
be7a656f YL |
1651 | |
1652 | apic_pm_activate(); | |
1653 | ||
1654 | return 0; | |
1655 | ||
1656 | no_apic: | |
ba21ebb6 | 1657 | pr_info("No local APIC present or hardware disabled\n"); |
be7a656f YL |
1658 | return -1; |
1659 | } | |
1660 | #endif | |
1da177e4 | 1661 | |
0e078e2f TG |
1662 | /** |
1663 | * init_apic_mappings - initialize APIC mappings | |
1664 | */ | |
1da177e4 LT |
1665 | void __init init_apic_mappings(void) |
1666 | { | |
4401da61 YL |
1667 | unsigned int new_apicid; |
1668 | ||
fc1edaf9 | 1669 | if (x2apic_mode) { |
4c9961d5 | 1670 | boot_cpu_physical_apicid = read_apic_id(); |
6e1cb38a SS |
1671 | return; |
1672 | } | |
1673 | ||
4797f6b0 | 1674 | /* If no local APIC can be found return early */ |
1da177e4 | 1675 | if (!smp_found_config && detect_init_APIC()) { |
4797f6b0 YL |
1676 | /* lets NOP'ify apic operations */ |
1677 | pr_info("APIC: disable apic facility\n"); | |
1678 | apic_disable(); | |
1679 | } else { | |
1da177e4 LT |
1680 | apic_phys = mp_lapic_addr; |
1681 | ||
4797f6b0 YL |
1682 | /* |
1683 | * acpi lapic path already maps that address in | |
1684 | * acpi_register_lapic_address() | |
1685 | */ | |
5989cd6a | 1686 | if (!acpi_lapic && !smp_found_config) |
326a2e6b | 1687 | register_lapic_address(apic_phys); |
cec6be6d | 1688 | } |
1da177e4 LT |
1689 | |
1690 | /* | |
1691 | * Fetch the APIC ID of the BSP in case we have a | |
1692 | * default configuration (or the MP table is broken). | |
1693 | */ | |
4401da61 YL |
1694 | new_apicid = read_apic_id(); |
1695 | if (boot_cpu_physical_apicid != new_apicid) { | |
1696 | boot_cpu_physical_apicid = new_apicid; | |
103428e5 CG |
1697 | /* |
1698 | * yeah -- we lie about apic_version | |
1699 | * in case if apic was disabled via boot option | |
1700 | * but it's not a problem for SMP compiled kernel | |
1701 | * since smp_sanity_check is prepared for such a case | |
1702 | * and disable smp mode | |
1703 | */ | |
4401da61 YL |
1704 | apic_version[new_apicid] = |
1705 | GET_APIC_VERSION(apic_read(APIC_LVR)); | |
08306ce6 | 1706 | } |
1da177e4 LT |
1707 | } |
1708 | ||
c0104d38 YL |
1709 | void __init register_lapic_address(unsigned long address) |
1710 | { | |
1711 | mp_lapic_addr = address; | |
1712 | ||
0450193b YL |
1713 | if (!x2apic_mode) { |
1714 | set_fixmap_nocache(FIX_APIC_BASE, address); | |
1715 | apic_printk(APIC_VERBOSE, "mapped APIC to %16lx (%16lx)\n", | |
1716 | APIC_BASE, mp_lapic_addr); | |
1717 | } | |
c0104d38 YL |
1718 | if (boot_cpu_physical_apicid == -1U) { |
1719 | boot_cpu_physical_apicid = read_apic_id(); | |
1720 | apic_version[boot_cpu_physical_apicid] = | |
1721 | GET_APIC_VERSION(apic_read(APIC_LVR)); | |
1722 | } | |
1723 | } | |
1724 | ||
1da177e4 | 1725 | /* |
0e078e2f TG |
1726 | * This initializes the IO-APIC and APIC hardware if this is |
1727 | * a UP kernel. | |
1da177e4 | 1728 | */ |
56d91f13 | 1729 | int apic_version[MAX_LOCAL_APIC]; |
1b313f4a | 1730 | |
0e078e2f | 1731 | int __init APIC_init_uniprocessor(void) |
1da177e4 | 1732 | { |
0e078e2f | 1733 | if (disable_apic) { |
ba21ebb6 | 1734 | pr_info("Apic disabled\n"); |
0e078e2f TG |
1735 | return -1; |
1736 | } | |
f1182638 | 1737 | #ifdef CONFIG_X86_64 |
0e078e2f TG |
1738 | if (!cpu_has_apic) { |
1739 | disable_apic = 1; | |
ba21ebb6 | 1740 | pr_info("Apic disabled by BIOS\n"); |
0e078e2f TG |
1741 | return -1; |
1742 | } | |
fa2bd35a YL |
1743 | #else |
1744 | if (!smp_found_config && !cpu_has_apic) | |
1745 | return -1; | |
1746 | ||
1747 | /* | |
1748 | * Complain if the BIOS pretends there is one. | |
1749 | */ | |
1750 | if (!cpu_has_apic && | |
1751 | APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid])) { | |
ba21ebb6 CG |
1752 | pr_err("BIOS bug, local APIC 0x%x not detected!...\n", |
1753 | boot_cpu_physical_apicid); | |
fa2bd35a YL |
1754 | return -1; |
1755 | } | |
1756 | #endif | |
1757 | ||
72ce0165 | 1758 | default_setup_apic_routing(); |
6e1cb38a | 1759 | |
0e078e2f | 1760 | verify_local_APIC(); |
b5841765 GC |
1761 | connect_bsp_APIC(); |
1762 | ||
fa2bd35a | 1763 | #ifdef CONFIG_X86_64 |
c70dcb74 | 1764 | apic_write(APIC_ID, SET_APIC_ID(boot_cpu_physical_apicid)); |
fa2bd35a YL |
1765 | #else |
1766 | /* | |
1767 | * Hack: In case of kdump, after a crash, kernel might be booting | |
1768 | * on a cpu with non-zero lapic id. But boot_cpu_physical_apicid | |
1769 | * might be zero if read from MP tables. Get it from LAPIC. | |
1770 | */ | |
1771 | # ifdef CONFIG_CRASH_DUMP | |
1772 | boot_cpu_physical_apicid = read_apic_id(); | |
1773 | # endif | |
1774 | #endif | |
1775 | physid_set_mask_of_physid(boot_cpu_physical_apicid, &phys_cpu_present_map); | |
0e078e2f | 1776 | setup_local_APIC(); |
1da177e4 | 1777 | |
88d0f550 | 1778 | #ifdef CONFIG_X86_IO_APIC |
739f33b3 AK |
1779 | /* |
1780 | * Now enable IO-APICs, actually call clear_IO_APIC | |
98c061b6 | 1781 | * We need clear_IO_APIC before enabling error vector |
739f33b3 AK |
1782 | */ |
1783 | if (!skip_ioapic_setup && nr_ioapics) | |
1784 | enable_IO_APIC(); | |
fa2bd35a | 1785 | #endif |
739f33b3 | 1786 | |
2fb270f3 | 1787 | bsp_end_local_APIC_setup(); |
739f33b3 | 1788 | |
fa2bd35a | 1789 | #ifdef CONFIG_X86_IO_APIC |
0e078e2f TG |
1790 | if (smp_found_config && !skip_ioapic_setup && nr_ioapics) |
1791 | setup_IO_APIC(); | |
98c061b6 | 1792 | else { |
0e078e2f | 1793 | nr_ioapics = 0; |
98c061b6 | 1794 | } |
fa2bd35a YL |
1795 | #endif |
1796 | ||
736decac | 1797 | x86_init.timers.setup_percpu_clockev(); |
0e078e2f | 1798 | return 0; |
1da177e4 LT |
1799 | } |
1800 | ||
1801 | /* | |
0e078e2f | 1802 | * Local APIC interrupts |
1da177e4 LT |
1803 | */ |
1804 | ||
0e078e2f TG |
1805 | /* |
1806 | * This interrupt should _never_ happen with our APIC/SMP architecture | |
1807 | */ | |
dc1528dd | 1808 | void smp_spurious_interrupt(struct pt_regs *regs) |
1da177e4 | 1809 | { |
dc1528dd YL |
1810 | u32 v; |
1811 | ||
0e078e2f TG |
1812 | exit_idle(); |
1813 | irq_enter(); | |
1da177e4 | 1814 | /* |
0e078e2f TG |
1815 | * Check if this really is a spurious interrupt and ACK it |
1816 | * if it is a vectored one. Just in case... | |
1817 | * Spurious interrupts should not be ACKed. | |
1da177e4 | 1818 | */ |
0e078e2f TG |
1819 | v = apic_read(APIC_ISR + ((SPURIOUS_APIC_VECTOR & ~0x1f) >> 1)); |
1820 | if (v & (1 << (SPURIOUS_APIC_VECTOR & 0x1f))) | |
1821 | ack_APIC_irq(); | |
c4d58cbd | 1822 | |
915b0d01 HS |
1823 | inc_irq_stat(irq_spurious_count); |
1824 | ||
dc1528dd | 1825 | /* see sw-dev-man vol 3, chapter 7.4.13.5 */ |
ba21ebb6 CG |
1826 | pr_info("spurious APIC interrupt on CPU#%d, " |
1827 | "should never happen.\n", smp_processor_id()); | |
0e078e2f TG |
1828 | irq_exit(); |
1829 | } | |
1da177e4 | 1830 | |
0e078e2f TG |
1831 | /* |
1832 | * This interrupt should never happen with our APIC/SMP architecture | |
1833 | */ | |
dc1528dd | 1834 | void smp_error_interrupt(struct pt_regs *regs) |
0e078e2f | 1835 | { |
2b398bd9 YS |
1836 | u32 v0, v1; |
1837 | u32 i = 0; | |
1838 | static const char * const error_interrupt_reason[] = { | |
1839 | "Send CS error", /* APIC Error Bit 0 */ | |
1840 | "Receive CS error", /* APIC Error Bit 1 */ | |
1841 | "Send accept error", /* APIC Error Bit 2 */ | |
1842 | "Receive accept error", /* APIC Error Bit 3 */ | |
1843 | "Redirectable IPI", /* APIC Error Bit 4 */ | |
1844 | "Send illegal vector", /* APIC Error Bit 5 */ | |
1845 | "Received illegal vector", /* APIC Error Bit 6 */ | |
1846 | "Illegal register address", /* APIC Error Bit 7 */ | |
1847 | }; | |
1da177e4 | 1848 | |
0e078e2f TG |
1849 | exit_idle(); |
1850 | irq_enter(); | |
1851 | /* First tickle the hardware, only then report what went on. -- REW */ | |
2b398bd9 | 1852 | v0 = apic_read(APIC_ESR); |
0e078e2f TG |
1853 | apic_write(APIC_ESR, 0); |
1854 | v1 = apic_read(APIC_ESR); | |
1855 | ack_APIC_irq(); | |
1856 | atomic_inc(&irq_err_count); | |
ba7eda4c | 1857 | |
2b398bd9 YS |
1858 | apic_printk(APIC_DEBUG, KERN_DEBUG "APIC error on CPU%d: %02x(%02x)", |
1859 | smp_processor_id(), v0 , v1); | |
1860 | ||
1861 | v1 = v1 & 0xff; | |
1862 | while (v1) { | |
1863 | if (v1 & 0x1) | |
1864 | apic_printk(APIC_DEBUG, KERN_CONT " : %s", error_interrupt_reason[i]); | |
1865 | i++; | |
1866 | v1 >>= 1; | |
1867 | }; | |
1868 | ||
1869 | apic_printk(APIC_DEBUG, KERN_CONT "\n"); | |
1870 | ||
0e078e2f | 1871 | irq_exit(); |
1da177e4 LT |
1872 | } |
1873 | ||
b5841765 | 1874 | /** |
36c9d674 CG |
1875 | * connect_bsp_APIC - attach the APIC to the interrupt system |
1876 | */ | |
b5841765 GC |
1877 | void __init connect_bsp_APIC(void) |
1878 | { | |
36c9d674 CG |
1879 | #ifdef CONFIG_X86_32 |
1880 | if (pic_mode) { | |
1881 | /* | |
1882 | * Do not trust the local APIC being empty at bootup. | |
1883 | */ | |
1884 | clear_local_APIC(); | |
1885 | /* | |
1886 | * PIC mode, enable APIC mode in the IMCR, i.e. connect BSP's | |
1887 | * local APIC to INT and NMI lines. | |
1888 | */ | |
1889 | apic_printk(APIC_VERBOSE, "leaving PIC mode, " | |
1890 | "enabling APIC mode.\n"); | |
c0eaa453 | 1891 | imcr_pic_to_apic(); |
36c9d674 CG |
1892 | } |
1893 | #endif | |
49040333 IM |
1894 | if (apic->enable_apic_mode) |
1895 | apic->enable_apic_mode(); | |
b5841765 GC |
1896 | } |
1897 | ||
274cfe59 CG |
1898 | /** |
1899 | * disconnect_bsp_APIC - detach the APIC from the interrupt system | |
1900 | * @virt_wire_setup: indicates, whether virtual wire mode is selected | |
1901 | * | |
1902 | * Virtual wire mode is necessary to deliver legacy interrupts even when the | |
1903 | * APIC is disabled. | |
1904 | */ | |
0e078e2f | 1905 | void disconnect_bsp_APIC(int virt_wire_setup) |
1da177e4 | 1906 | { |
1b4ee4e4 CG |
1907 | unsigned int value; |
1908 | ||
c177b0bc CG |
1909 | #ifdef CONFIG_X86_32 |
1910 | if (pic_mode) { | |
1911 | /* | |
1912 | * Put the board back into PIC mode (has an effect only on | |
1913 | * certain older boards). Note that APIC interrupts, including | |
1914 | * IPIs, won't work beyond this point! The only exception are | |
1915 | * INIT IPIs. | |
1916 | */ | |
1917 | apic_printk(APIC_VERBOSE, "disabling APIC mode, " | |
1918 | "entering PIC mode.\n"); | |
c0eaa453 | 1919 | imcr_apic_to_pic(); |
c177b0bc CG |
1920 | return; |
1921 | } | |
1922 | #endif | |
1923 | ||
0e078e2f | 1924 | /* Go back to Virtual Wire compatibility mode */ |
1da177e4 | 1925 | |
0e078e2f TG |
1926 | /* For the spurious interrupt use vector F, and enable it */ |
1927 | value = apic_read(APIC_SPIV); | |
1928 | value &= ~APIC_VECTOR_MASK; | |
1929 | value |= APIC_SPIV_APIC_ENABLED; | |
1930 | value |= 0xf; | |
1931 | apic_write(APIC_SPIV, value); | |
b8ce3359 | 1932 | |
0e078e2f TG |
1933 | if (!virt_wire_setup) { |
1934 | /* | |
1935 | * For LVT0 make it edge triggered, active high, | |
1936 | * external and enabled | |
1937 | */ | |
1938 | value = apic_read(APIC_LVT0); | |
1939 | value &= ~(APIC_MODE_MASK | APIC_SEND_PENDING | | |
1940 | APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR | | |
1941 | APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED); | |
1942 | value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING; | |
1943 | value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_EXTINT); | |
1944 | apic_write(APIC_LVT0, value); | |
1945 | } else { | |
1946 | /* Disable LVT0 */ | |
1947 | apic_write(APIC_LVT0, APIC_LVT_MASKED); | |
1948 | } | |
b8ce3359 | 1949 | |
c177b0bc CG |
1950 | /* |
1951 | * For LVT1 make it edge triggered, active high, | |
1952 | * nmi and enabled | |
1953 | */ | |
0e078e2f TG |
1954 | value = apic_read(APIC_LVT1); |
1955 | value &= ~(APIC_MODE_MASK | APIC_SEND_PENDING | | |
1956 | APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR | | |
1957 | APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED); | |
1958 | value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING; | |
1959 | value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_NMI); | |
1960 | apic_write(APIC_LVT1, value); | |
1da177e4 LT |
1961 | } |
1962 | ||
be8a5685 AS |
1963 | void __cpuinit generic_processor_info(int apicid, int version) |
1964 | { | |
14cb6dcf VG |
1965 | int cpu, max = nr_cpu_ids; |
1966 | bool boot_cpu_detected = physid_isset(boot_cpu_physical_apicid, | |
1967 | phys_cpu_present_map); | |
1968 | ||
1969 | /* | |
1970 | * If boot cpu has not been detected yet, then only allow upto | |
1971 | * nr_cpu_ids - 1 processors and keep one slot free for boot cpu | |
1972 | */ | |
1973 | if (!boot_cpu_detected && num_processors >= nr_cpu_ids - 1 && | |
1974 | apicid != boot_cpu_physical_apicid) { | |
1975 | int thiscpu = max + disabled_cpus - 1; | |
1976 | ||
1977 | pr_warning( | |
1978 | "ACPI: NR_CPUS/possible_cpus limit of %i almost" | |
1979 | " reached. Keeping one slot for boot cpu." | |
1980 | " Processor %d/0x%x ignored.\n", max, thiscpu, apicid); | |
1981 | ||
1982 | disabled_cpus++; | |
1983 | return; | |
1984 | } | |
be8a5685 | 1985 | |
3b11ce7f | 1986 | if (num_processors >= nr_cpu_ids) { |
3b11ce7f MT |
1987 | int thiscpu = max + disabled_cpus; |
1988 | ||
1989 | pr_warning( | |
1990 | "ACPI: NR_CPUS/possible_cpus limit of %i reached." | |
1991 | " Processor %d/0x%x ignored.\n", max, thiscpu, apicid); | |
1992 | ||
1993 | disabled_cpus++; | |
be8a5685 AS |
1994 | return; |
1995 | } | |
1996 | ||
1997 | num_processors++; | |
be8a5685 AS |
1998 | if (apicid == boot_cpu_physical_apicid) { |
1999 | /* | |
2000 | * x86_bios_cpu_apicid is required to have processors listed | |
2001 | * in same order as logical cpu numbers. Hence the first | |
2002 | * entry is BSP, and so on. | |
e5fea868 YL |
2003 | * boot_cpu_init() already hold bit 0 in cpu_present_mask |
2004 | * for BSP. | |
be8a5685 AS |
2005 | */ |
2006 | cpu = 0; | |
e5fea868 YL |
2007 | } else |
2008 | cpu = cpumask_next_zero(-1, cpu_present_mask); | |
2009 | ||
2010 | /* | |
2011 | * Validate version | |
2012 | */ | |
2013 | if (version == 0x0) { | |
2014 | pr_warning("BIOS bug: APIC version is 0 for CPU %d/0x%x, fixing up to 0x10\n", | |
2015 | cpu, apicid); | |
2016 | version = 0x10; | |
be8a5685 | 2017 | } |
e5fea868 YL |
2018 | apic_version[apicid] = version; |
2019 | ||
2020 | if (version != apic_version[boot_cpu_physical_apicid]) { | |
2021 | pr_warning("BIOS bug: APIC version mismatch, boot CPU: %x, CPU %d: version %x\n", | |
2022 | apic_version[boot_cpu_physical_apicid], cpu, version); | |
2023 | } | |
2024 | ||
2025 | physid_set(apicid, phys_cpu_present_map); | |
e0da3364 YL |
2026 | if (apicid > max_physical_apicid) |
2027 | max_physical_apicid = apicid; | |
2028 | ||
3e5095d1 | 2029 | #if defined(CONFIG_SMP) || defined(CONFIG_X86_64) |
f10fcd47 TH |
2030 | early_per_cpu(x86_cpu_to_apicid, cpu) = apicid; |
2031 | early_per_cpu(x86_bios_cpu_apicid, cpu) = apicid; | |
1b313f4a | 2032 | #endif |
acb8bc09 TH |
2033 | #ifdef CONFIG_X86_32 |
2034 | early_per_cpu(x86_cpu_to_logical_apicid, cpu) = | |
2035 | apic->x86_32_early_logical_apicid(cpu); | |
2036 | #endif | |
1de88cd4 MT |
2037 | set_cpu_possible(cpu, true); |
2038 | set_cpu_present(cpu, true); | |
be8a5685 AS |
2039 | } |
2040 | ||
0c81c746 SS |
2041 | int hard_smp_processor_id(void) |
2042 | { | |
2043 | return read_apic_id(); | |
2044 | } | |
1dcdd3d1 IM |
2045 | |
2046 | void default_init_apic_ldr(void) | |
2047 | { | |
2048 | unsigned long val; | |
2049 | ||
2050 | apic_write(APIC_DFR, APIC_DFR_VALUE); | |
2051 | val = apic_read(APIC_LDR) & ~APIC_LDR_MASK; | |
2052 | val |= SET_APIC_LOGICAL_ID(1UL << smp_processor_id()); | |
2053 | apic_write(APIC_LDR, val); | |
2054 | } | |
2055 | ||
89039b37 | 2056 | /* |
0e078e2f | 2057 | * Power management |
89039b37 | 2058 | */ |
0e078e2f TG |
2059 | #ifdef CONFIG_PM |
2060 | ||
2061 | static struct { | |
274cfe59 CG |
2062 | /* |
2063 | * 'active' is true if the local APIC was enabled by us and | |
2064 | * not the BIOS; this signifies that we are also responsible | |
2065 | * for disabling it before entering apm/acpi suspend | |
2066 | */ | |
0e078e2f TG |
2067 | int active; |
2068 | /* r/w apic fields */ | |
2069 | unsigned int apic_id; | |
2070 | unsigned int apic_taskpri; | |
2071 | unsigned int apic_ldr; | |
2072 | unsigned int apic_dfr; | |
2073 | unsigned int apic_spiv; | |
2074 | unsigned int apic_lvtt; | |
2075 | unsigned int apic_lvtpc; | |
2076 | unsigned int apic_lvt0; | |
2077 | unsigned int apic_lvt1; | |
2078 | unsigned int apic_lvterr; | |
2079 | unsigned int apic_tmict; | |
2080 | unsigned int apic_tdcr; | |
2081 | unsigned int apic_thmr; | |
2082 | } apic_pm_state; | |
2083 | ||
f3c6ea1b | 2084 | static int lapic_suspend(void) |
0e078e2f TG |
2085 | { |
2086 | unsigned long flags; | |
2087 | int maxlvt; | |
89039b37 | 2088 | |
0e078e2f TG |
2089 | if (!apic_pm_state.active) |
2090 | return 0; | |
89039b37 | 2091 | |
0e078e2f | 2092 | maxlvt = lapic_get_maxlvt(); |
89039b37 | 2093 | |
2d7a66d0 | 2094 | apic_pm_state.apic_id = apic_read(APIC_ID); |
0e078e2f TG |
2095 | apic_pm_state.apic_taskpri = apic_read(APIC_TASKPRI); |
2096 | apic_pm_state.apic_ldr = apic_read(APIC_LDR); | |
2097 | apic_pm_state.apic_dfr = apic_read(APIC_DFR); | |
2098 | apic_pm_state.apic_spiv = apic_read(APIC_SPIV); | |
2099 | apic_pm_state.apic_lvtt = apic_read(APIC_LVTT); | |
2100 | if (maxlvt >= 4) | |
2101 | apic_pm_state.apic_lvtpc = apic_read(APIC_LVTPC); | |
2102 | apic_pm_state.apic_lvt0 = apic_read(APIC_LVT0); | |
2103 | apic_pm_state.apic_lvt1 = apic_read(APIC_LVT1); | |
2104 | apic_pm_state.apic_lvterr = apic_read(APIC_LVTERR); | |
2105 | apic_pm_state.apic_tmict = apic_read(APIC_TMICT); | |
2106 | apic_pm_state.apic_tdcr = apic_read(APIC_TDCR); | |
4efc0670 | 2107 | #ifdef CONFIG_X86_THERMAL_VECTOR |
0e078e2f TG |
2108 | if (maxlvt >= 5) |
2109 | apic_pm_state.apic_thmr = apic_read(APIC_LVTTHMR); | |
2110 | #endif | |
24968cfd | 2111 | |
0e078e2f TG |
2112 | local_irq_save(flags); |
2113 | disable_local_APIC(); | |
fc1edaf9 | 2114 | |
b24696bc FY |
2115 | if (intr_remapping_enabled) |
2116 | disable_intr_remapping(); | |
fc1edaf9 | 2117 | |
0e078e2f TG |
2118 | local_irq_restore(flags); |
2119 | return 0; | |
1da177e4 LT |
2120 | } |
2121 | ||
f3c6ea1b | 2122 | static void lapic_resume(void) |
1da177e4 | 2123 | { |
0e078e2f TG |
2124 | unsigned int l, h; |
2125 | unsigned long flags; | |
31dce14a | 2126 | int maxlvt; |
b24696bc | 2127 | |
0e078e2f | 2128 | if (!apic_pm_state.active) |
f3c6ea1b | 2129 | return; |
89b831ef | 2130 | |
0e078e2f | 2131 | local_irq_save(flags); |
9a2755c3 | 2132 | if (intr_remapping_enabled) { |
31dce14a SS |
2133 | /* |
2134 | * IO-APIC and PIC have their own resume routines. | |
2135 | * We just mask them here to make sure the interrupt | |
2136 | * subsystem is completely quiet while we enable x2apic | |
2137 | * and interrupt-remapping. | |
2138 | */ | |
2139 | mask_ioapic_entries(); | |
b81bb373 | 2140 | legacy_pic->mask_all(); |
b24696bc | 2141 | } |
92206c90 | 2142 | |
fc1edaf9 | 2143 | if (x2apic_mode) |
92206c90 | 2144 | enable_x2apic(); |
cf6567fe | 2145 | else { |
92206c90 CG |
2146 | /* |
2147 | * Make sure the APICBASE points to the right address | |
2148 | * | |
2149 | * FIXME! This will be wrong if we ever support suspend on | |
2150 | * SMP! We'll need to do this as part of the CPU restore! | |
2151 | */ | |
6e1cb38a SS |
2152 | rdmsr(MSR_IA32_APICBASE, l, h); |
2153 | l &= ~MSR_IA32_APICBASE_BASE; | |
2154 | l |= MSR_IA32_APICBASE_ENABLE | mp_lapic_addr; | |
2155 | wrmsr(MSR_IA32_APICBASE, l, h); | |
d5e629a6 | 2156 | } |
6e1cb38a | 2157 | |
b24696bc | 2158 | maxlvt = lapic_get_maxlvt(); |
0e078e2f TG |
2159 | apic_write(APIC_LVTERR, ERROR_APIC_VECTOR | APIC_LVT_MASKED); |
2160 | apic_write(APIC_ID, apic_pm_state.apic_id); | |
2161 | apic_write(APIC_DFR, apic_pm_state.apic_dfr); | |
2162 | apic_write(APIC_LDR, apic_pm_state.apic_ldr); | |
2163 | apic_write(APIC_TASKPRI, apic_pm_state.apic_taskpri); | |
2164 | apic_write(APIC_SPIV, apic_pm_state.apic_spiv); | |
2165 | apic_write(APIC_LVT0, apic_pm_state.apic_lvt0); | |
2166 | apic_write(APIC_LVT1, apic_pm_state.apic_lvt1); | |
92206c90 | 2167 | #if defined(CONFIG_X86_MCE_P4THERMAL) || defined(CONFIG_X86_MCE_INTEL) |
0e078e2f TG |
2168 | if (maxlvt >= 5) |
2169 | apic_write(APIC_LVTTHMR, apic_pm_state.apic_thmr); | |
2170 | #endif | |
2171 | if (maxlvt >= 4) | |
2172 | apic_write(APIC_LVTPC, apic_pm_state.apic_lvtpc); | |
2173 | apic_write(APIC_LVTT, apic_pm_state.apic_lvtt); | |
2174 | apic_write(APIC_TDCR, apic_pm_state.apic_tdcr); | |
2175 | apic_write(APIC_TMICT, apic_pm_state.apic_tmict); | |
2176 | apic_write(APIC_ESR, 0); | |
2177 | apic_read(APIC_ESR); | |
2178 | apic_write(APIC_LVTERR, apic_pm_state.apic_lvterr); | |
2179 | apic_write(APIC_ESR, 0); | |
2180 | apic_read(APIC_ESR); | |
92206c90 | 2181 | |
31dce14a | 2182 | if (intr_remapping_enabled) |
fc1edaf9 | 2183 | reenable_intr_remapping(x2apic_mode); |
31dce14a | 2184 | |
0e078e2f | 2185 | local_irq_restore(flags); |
0e078e2f | 2186 | } |
b8ce3359 | 2187 | |
274cfe59 CG |
2188 | /* |
2189 | * This device has no shutdown method - fully functioning local APICs | |
2190 | * are needed on every CPU up until machine_halt/restart/poweroff. | |
2191 | */ | |
2192 | ||
f3c6ea1b | 2193 | static struct syscore_ops lapic_syscore_ops = { |
0e078e2f TG |
2194 | .resume = lapic_resume, |
2195 | .suspend = lapic_suspend, | |
2196 | }; | |
b8ce3359 | 2197 | |
0e078e2f TG |
2198 | static void __cpuinit apic_pm_activate(void) |
2199 | { | |
2200 | apic_pm_state.active = 1; | |
1da177e4 LT |
2201 | } |
2202 | ||
0e078e2f | 2203 | static int __init init_lapic_sysfs(void) |
1da177e4 | 2204 | { |
0e078e2f | 2205 | /* XXX: remove suspend/resume procs if !apic_pm_state.active? */ |
f3c6ea1b RW |
2206 | if (cpu_has_apic) |
2207 | register_syscore_ops(&lapic_syscore_ops); | |
e83a5fdc | 2208 | |
f3c6ea1b | 2209 | return 0; |
1da177e4 | 2210 | } |
b24696bc FY |
2211 | |
2212 | /* local apic needs to resume before other devices access its registers. */ | |
2213 | core_initcall(init_lapic_sysfs); | |
0e078e2f TG |
2214 | |
2215 | #else /* CONFIG_PM */ | |
2216 | ||
2217 | static void apic_pm_activate(void) { } | |
2218 | ||
2219 | #endif /* CONFIG_PM */ | |
1da177e4 | 2220 | |
f28c0ae2 | 2221 | #ifdef CONFIG_X86_64 |
e0e42142 YL |
2222 | |
2223 | static int __cpuinit apic_cluster_num(void) | |
1da177e4 LT |
2224 | { |
2225 | int i, clusters, zeros; | |
2226 | unsigned id; | |
322850af | 2227 | u16 *bios_cpu_apicid; |
1da177e4 LT |
2228 | DECLARE_BITMAP(clustermap, NUM_APIC_CLUSTERS); |
2229 | ||
23ca4bba | 2230 | bios_cpu_apicid = early_per_cpu_ptr(x86_bios_cpu_apicid); |
376ec33f | 2231 | bitmap_zero(clustermap, NUM_APIC_CLUSTERS); |
1da177e4 | 2232 | |
168ef543 | 2233 | for (i = 0; i < nr_cpu_ids; i++) { |
e8c10ef9 | 2234 | /* are we being called early in kernel startup? */ |
693e3c56 MT |
2235 | if (bios_cpu_apicid) { |
2236 | id = bios_cpu_apicid[i]; | |
e423e33e | 2237 | } else if (i < nr_cpu_ids) { |
e8c10ef9 | 2238 | if (cpu_present(i)) |
2239 | id = per_cpu(x86_bios_cpu_apicid, i); | |
2240 | else | |
2241 | continue; | |
e423e33e | 2242 | } else |
e8c10ef9 | 2243 | break; |
2244 | ||
1da177e4 LT |
2245 | if (id != BAD_APICID) |
2246 | __set_bit(APIC_CLUSTERID(id), clustermap); | |
2247 | } | |
2248 | ||
2249 | /* Problem: Partially populated chassis may not have CPUs in some of | |
2250 | * the APIC clusters they have been allocated. Only present CPUs have | |
602a54a8 | 2251 | * x86_bios_cpu_apicid entries, thus causing zeroes in the bitmap. |
2252 | * Since clusters are allocated sequentially, count zeros only if | |
2253 | * they are bounded by ones. | |
1da177e4 LT |
2254 | */ |
2255 | clusters = 0; | |
2256 | zeros = 0; | |
2257 | for (i = 0; i < NUM_APIC_CLUSTERS; i++) { | |
2258 | if (test_bit(i, clustermap)) { | |
2259 | clusters += 1 + zeros; | |
2260 | zeros = 0; | |
2261 | } else | |
2262 | ++zeros; | |
2263 | } | |
2264 | ||
e0e42142 YL |
2265 | return clusters; |
2266 | } | |
2267 | ||
2268 | static int __cpuinitdata multi_checked; | |
2269 | static int __cpuinitdata multi; | |
2270 | ||
2271 | static int __cpuinit set_multi(const struct dmi_system_id *d) | |
2272 | { | |
2273 | if (multi) | |
2274 | return 0; | |
6f0aced6 | 2275 | pr_info("APIC: %s detected, Multi Chassis\n", d->ident); |
e0e42142 YL |
2276 | multi = 1; |
2277 | return 0; | |
2278 | } | |
2279 | ||
2280 | static const __cpuinitconst struct dmi_system_id multi_dmi_table[] = { | |
2281 | { | |
2282 | .callback = set_multi, | |
2283 | .ident = "IBM System Summit2", | |
2284 | .matches = { | |
2285 | DMI_MATCH(DMI_SYS_VENDOR, "IBM"), | |
2286 | DMI_MATCH(DMI_PRODUCT_NAME, "Summit2"), | |
2287 | }, | |
2288 | }, | |
2289 | {} | |
2290 | }; | |
2291 | ||
2292 | static void __cpuinit dmi_check_multi(void) | |
2293 | { | |
2294 | if (multi_checked) | |
2295 | return; | |
2296 | ||
2297 | dmi_check_system(multi_dmi_table); | |
2298 | multi_checked = 1; | |
2299 | } | |
2300 | ||
2301 | /* | |
2302 | * apic_is_clustered_box() -- Check if we can expect good TSC | |
2303 | * | |
2304 | * Thus far, the major user of this is IBM's Summit2 series: | |
2305 | * Clustered boxes may have unsynced TSC problems if they are | |
2306 | * multi-chassis. | |
2307 | * Use DMI to check them | |
2308 | */ | |
2309 | __cpuinit int apic_is_clustered_box(void) | |
2310 | { | |
2311 | dmi_check_multi(); | |
2312 | if (multi) | |
1cb68487 RT |
2313 | return 1; |
2314 | ||
e0e42142 YL |
2315 | if (!is_vsmp_box()) |
2316 | return 0; | |
2317 | ||
1da177e4 | 2318 | /* |
e0e42142 YL |
2319 | * ScaleMP vSMPowered boxes have one cluster per board and TSCs are |
2320 | * not guaranteed to be synced between boards | |
1da177e4 | 2321 | */ |
e0e42142 YL |
2322 | if (apic_cluster_num() > 1) |
2323 | return 1; | |
2324 | ||
2325 | return 0; | |
1da177e4 | 2326 | } |
f28c0ae2 | 2327 | #endif |
1da177e4 LT |
2328 | |
2329 | /* | |
0e078e2f | 2330 | * APIC command line parameters |
1da177e4 | 2331 | */ |
789fa735 | 2332 | static int __init setup_disableapic(char *arg) |
6935d1f9 | 2333 | { |
1da177e4 | 2334 | disable_apic = 1; |
9175fc06 | 2335 | setup_clear_cpu_cap(X86_FEATURE_APIC); |
2c8c0e6b AK |
2336 | return 0; |
2337 | } | |
2338 | early_param("disableapic", setup_disableapic); | |
1da177e4 | 2339 | |
2c8c0e6b | 2340 | /* same as disableapic, for compatibility */ |
789fa735 | 2341 | static int __init setup_nolapic(char *arg) |
6935d1f9 | 2342 | { |
789fa735 | 2343 | return setup_disableapic(arg); |
6935d1f9 | 2344 | } |
2c8c0e6b | 2345 | early_param("nolapic", setup_nolapic); |
1da177e4 | 2346 | |
2e7c2838 LT |
2347 | static int __init parse_lapic_timer_c2_ok(char *arg) |
2348 | { | |
2349 | local_apic_timer_c2_ok = 1; | |
2350 | return 0; | |
2351 | } | |
2352 | early_param("lapic_timer_c2_ok", parse_lapic_timer_c2_ok); | |
2353 | ||
36fef094 | 2354 | static int __init parse_disable_apic_timer(char *arg) |
6935d1f9 | 2355 | { |
1da177e4 | 2356 | disable_apic_timer = 1; |
36fef094 | 2357 | return 0; |
6935d1f9 | 2358 | } |
36fef094 CG |
2359 | early_param("noapictimer", parse_disable_apic_timer); |
2360 | ||
2361 | static int __init parse_nolapic_timer(char *arg) | |
2362 | { | |
2363 | disable_apic_timer = 1; | |
2364 | return 0; | |
6935d1f9 | 2365 | } |
36fef094 | 2366 | early_param("nolapic_timer", parse_nolapic_timer); |
73dea47f | 2367 | |
79af9bec CG |
2368 | static int __init apic_set_verbosity(char *arg) |
2369 | { | |
2370 | if (!arg) { | |
2371 | #ifdef CONFIG_X86_64 | |
2372 | skip_ioapic_setup = 0; | |
79af9bec CG |
2373 | return 0; |
2374 | #endif | |
2375 | return -EINVAL; | |
2376 | } | |
2377 | ||
2378 | if (strcmp("debug", arg) == 0) | |
2379 | apic_verbosity = APIC_DEBUG; | |
2380 | else if (strcmp("verbose", arg) == 0) | |
2381 | apic_verbosity = APIC_VERBOSE; | |
2382 | else { | |
ba21ebb6 | 2383 | pr_warning("APIC Verbosity level %s not recognised" |
79af9bec CG |
2384 | " use apic=verbose or apic=debug\n", arg); |
2385 | return -EINVAL; | |
2386 | } | |
2387 | ||
2388 | return 0; | |
2389 | } | |
2390 | early_param("apic", apic_set_verbosity); | |
2391 | ||
1e934dda YL |
2392 | static int __init lapic_insert_resource(void) |
2393 | { | |
2394 | if (!apic_phys) | |
2395 | return -1; | |
2396 | ||
2397 | /* Put local APIC into the resource map. */ | |
2398 | lapic_resource.start = apic_phys; | |
2399 | lapic_resource.end = lapic_resource.start + PAGE_SIZE - 1; | |
2400 | insert_resource(&iomem_resource, &lapic_resource); | |
2401 | ||
2402 | return 0; | |
2403 | } | |
2404 | ||
2405 | /* | |
2406 | * need call insert after e820_reserve_resources() | |
2407 | * that is using request_resource | |
2408 | */ | |
2409 | late_initcall(lapic_insert_resource); |