projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mfd: Use devm_* APIs for mc13xxx: remove leftover kfree
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / mfd / ab8500-core.c
CommitLineData
62579266
RV		 1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * License Terms: GNU General Public License v2
5 * Author: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com>
6 * Author: Rabin Vincent <rabin.vincent@stericsson.com>
adceed62 7 * Author: Mattias Wallin <mattias.wallin@stericsson.com>
62579266
RV		 8 */
9
10#include <linux/kernel.h>
11#include <linux/slab.h>
12#include <linux/init.h>
13#include <linux/irq.h>
06e589ef 14#include <linux/irqdomain.h>
62579266
RV		 15#include <linux/delay.h>
16#include <linux/interrupt.h>
17#include <linux/module.h>
18#include <linux/platform_device.h>
19#include <linux/mfd/core.h>
47c16975 20#include <linux/mfd/abx500.h>
ee66e653 21#include <linux/mfd/abx500/ab8500.h>
d28f1db8 22#include <linux/mfd/dbx500-prcmu.h>
549931f9 23#include <linux/regulator/ab8500.h>
6bc4a568
LJ		 24#include <linux/of.h>
25#include <linux/of_device.h>
62579266
RV		 26
27/*
28 * Interrupt register offsets
29 * Bank : 0x0E
30 */
47c16975
MW		 31#define AB8500_IT_SOURCE1_REG 0x00
32#define AB8500_IT_SOURCE2_REG 0x01
33#define AB8500_IT_SOURCE3_REG 0x02
34#define AB8500_IT_SOURCE4_REG 0x03
35#define AB8500_IT_SOURCE5_REG 0x04
36#define AB8500_IT_SOURCE6_REG 0x05
37#define AB8500_IT_SOURCE7_REG 0x06
38#define AB8500_IT_SOURCE8_REG 0x07
d6255529 39#define AB9540_IT_SOURCE13_REG 0x0C
47c16975
MW		 40#define AB8500_IT_SOURCE19_REG 0x12
41#define AB8500_IT_SOURCE20_REG 0x13
42#define AB8500_IT_SOURCE21_REG 0x14
43#define AB8500_IT_SOURCE22_REG 0x15
44#define AB8500_IT_SOURCE23_REG 0x16
45#define AB8500_IT_SOURCE24_REG 0x17
62579266
RV		 46
47/*
48 * latch registers
49 */
47c16975
MW		 50#define AB8500_IT_LATCH1_REG 0x20
51#define AB8500_IT_LATCH2_REG 0x21
52#define AB8500_IT_LATCH3_REG 0x22
53#define AB8500_IT_LATCH4_REG 0x23
54#define AB8500_IT_LATCH5_REG 0x24
55#define AB8500_IT_LATCH6_REG 0x25
56#define AB8500_IT_LATCH7_REG 0x26
57#define AB8500_IT_LATCH8_REG 0x27
58#define AB8500_IT_LATCH9_REG 0x28
59#define AB8500_IT_LATCH10_REG 0x29
92d50a41 60#define AB8500_IT_LATCH12_REG 0x2B
d6255529 61#define AB9540_IT_LATCH13_REG 0x2C
47c16975
MW		 62#define AB8500_IT_LATCH19_REG 0x32
63#define AB8500_IT_LATCH20_REG 0x33
64#define AB8500_IT_LATCH21_REG 0x34
65#define AB8500_IT_LATCH22_REG 0x35
66#define AB8500_IT_LATCH23_REG 0x36
67#define AB8500_IT_LATCH24_REG 0x37
62579266
RV		 68
69/*
70 * mask registers
71 */
72
47c16975
MW		 73#define AB8500_IT_MASK1_REG 0x40
74#define AB8500_IT_MASK2_REG 0x41
75#define AB8500_IT_MASK3_REG 0x42
76#define AB8500_IT_MASK4_REG 0x43
77#define AB8500_IT_MASK5_REG 0x44
78#define AB8500_IT_MASK6_REG 0x45
79#define AB8500_IT_MASK7_REG 0x46
80#define AB8500_IT_MASK8_REG 0x47
81#define AB8500_IT_MASK9_REG 0x48
82#define AB8500_IT_MASK10_REG 0x49
83#define AB8500_IT_MASK11_REG 0x4A
84#define AB8500_IT_MASK12_REG 0x4B
85#define AB8500_IT_MASK13_REG 0x4C
86#define AB8500_IT_MASK14_REG 0x4D
87#define AB8500_IT_MASK15_REG 0x4E
88#define AB8500_IT_MASK16_REG 0x4F
89#define AB8500_IT_MASK17_REG 0x50
90#define AB8500_IT_MASK18_REG 0x51
91#define AB8500_IT_MASK19_REG 0x52
92#define AB8500_IT_MASK20_REG 0x53
93#define AB8500_IT_MASK21_REG 0x54
94#define AB8500_IT_MASK22_REG 0x55
95#define AB8500_IT_MASK23_REG 0x56
96#define AB8500_IT_MASK24_REG 0x57
97
7ccfe9b1
MJ		 98/*
99 * latch hierarchy registers
100 */
101#define AB8500_IT_LATCHHIER1_REG 0x60
102#define AB8500_IT_LATCHHIER2_REG 0x61
103#define AB8500_IT_LATCHHIER3_REG 0x62
104
105#define AB8500_IT_LATCHHIER_NUM 3
106
47c16975 107#define AB8500_REV_REG 0x80
0f620837 108#define AB8500_IC_NAME_REG 0x82
e5c238c3 109#define AB8500_SWITCH_OFF_STATUS 0x00
62579266 110
b4a31037
AL		 111#define AB8500_TURN_ON_STATUS 0x00
112
6ef9418c
RA		 113static bool no_bm; /* No battery management */
114module_param(no_bm, bool, S_IRUGO);
115
d6255529
LW		 116#define AB9540_MODEM_CTRL2_REG 0x23
117#define AB9540_MODEM_CTRL2_SWDBBRSTN_BIT BIT(2)
118
62579266
RV		 119/*
120 * Map interrupt numbers to the LATCH and MASK register offsets, Interrupt
2ced445e
LW		 121 * numbers are indexed into this array with (num / 8). The interupts are
122 * defined in linux/mfd/ab8500.h
62579266
RV		 123 *
124 * This is one off from the register names, i.e. AB8500_IT_MASK1_REG is at
125 * offset 0.
126 */
2ced445e 127/* AB8500 support */
62579266 128static const int ab8500_irq_regoffset[AB8500_NUM_IRQ_REGS] = {
92d50a41 129 0, 1, 2, 3, 4, 6, 7, 8, 9, 11, 18, 19, 20, 21,
62579266
RV		 130};
131
d6255529
LW		 132/* AB9540 support */
133static const int ab9540_irq_regoffset[AB9540_NUM_IRQ_REGS] = {
134 0, 1, 2, 3, 4, 6, 7, 8, 9, 11, 18, 19, 20, 21, 12, 13, 24,
135};
136
0f620837
LW		 137static const char ab8500_version_str[][7] = {
138 [AB8500_VERSION_AB8500] = "AB8500",
139 [AB8500_VERSION_AB8505] = "AB8505",
140 [AB8500_VERSION_AB9540] = "AB9540",
141 [AB8500_VERSION_AB8540] = "AB8540",
142};
143
822672a7 144static int ab8500_prcmu_write(struct ab8500 *ab8500, u16 addr, u8 data)
d28f1db8
LJ		 145{
146 int ret;
147
148 ret = prcmu_abb_write((u8)(addr >> 8), (u8)(addr & 0xFF), &data, 1);
149 if (ret < 0)
150 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
151 return ret;
152}
153
822672a7 154static int ab8500_prcmu_write_masked(struct ab8500 *ab8500, u16 addr, u8 mask,
d28f1db8
LJ		 155 u8 data)
156{
157 int ret;
158
159 ret = prcmu_abb_write_masked((u8)(addr >> 8), (u8)(addr & 0xFF), &data,
160 &mask, 1);
161 if (ret < 0)
162 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
163 return ret;
164}
165
822672a7 166static int ab8500_prcmu_read(struct ab8500 *ab8500, u16 addr)
d28f1db8
LJ		 167{
168 int ret;
169 u8 data;
170
171 ret = prcmu_abb_read((u8)(addr >> 8), (u8)(addr & 0xFF), &data, 1);
172 if (ret < 0) {
173 dev_err(ab8500->dev, "prcmu i2c error %d\n", ret);
174 return ret;
175 }
176 return (int)data;
177}
178
47c16975
MW		 179static int ab8500_get_chip_id(struct device *dev)
180{
6bce7bf1
MW		 181 struct ab8500 *ab8500;
182
183 if (!dev)
184 return -EINVAL;
185 ab8500 = dev_get_drvdata(dev->parent);
186 return ab8500 ? (int)ab8500->chip_id : -EINVAL;
47c16975
MW		 187}
188
189static int set_register_interruptible(struct ab8500 *ab8500, u8 bank,
190 u8 reg, u8 data)
62579266
RV		 191{
192 int ret;
47c16975
MW		 193 /*
194 * Put the u8 bank and u8 register together into a an u16.
195 * The bank on higher 8 bits and register in lower 8 bits.
196 * */
197 u16 addr = ((u16)bank) << 8 | reg;
62579266
RV		 198
199 dev_vdbg(ab8500->dev, "wr: addr %#x <= %#x\n", addr, data);
200
392cbd1e 201 mutex_lock(&ab8500->lock);
47c16975 202
62579266
RV		 203 ret = ab8500->write(ab8500, addr, data);
204 if (ret < 0)
205 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
206 addr, ret);
47c16975 207 mutex_unlock(&ab8500->lock);
62579266
RV		 208
209 return ret;
210}
211
47c16975
MW		 212static int ab8500_set_register(struct device *dev, u8 bank,
213 u8 reg, u8 value)
62579266 214{
112a80d2 215 int ret;
47c16975 216 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 217
112a80d2
JA		 218 atomic_inc(&ab8500->transfer_ongoing);
219 ret = set_register_interruptible(ab8500, bank, reg, value);
220 atomic_dec(&ab8500->transfer_ongoing);
221 return ret;
62579266 222}
62579266 223
47c16975
MW		 224static int get_register_interruptible(struct ab8500 *ab8500, u8 bank,
225 u8 reg, u8 *value)
62579266
RV		 226{
227 int ret;
47c16975
MW		 228 /* put the u8 bank and u8 reg together into a an u16.
229 * bank on higher 8 bits and reg in lower */
230 u16 addr = ((u16)bank) << 8 | reg;
231
392cbd1e 232 mutex_lock(&ab8500->lock);
62579266
RV		 233
234 ret = ab8500->read(ab8500, addr);
235 if (ret < 0)
236 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
237 addr, ret);
47c16975
MW		 238 else
239 *value = ret;
62579266 240
47c16975 241 mutex_unlock(&ab8500->lock);
62579266
RV		 242 dev_vdbg(ab8500->dev, "rd: addr %#x => data %#x\n", addr, ret);
243
244 return ret;
245}
246
47c16975
MW		 247static int ab8500_get_register(struct device *dev, u8 bank,
248 u8 reg, u8 *value)
62579266 249{
112a80d2 250 int ret;
47c16975 251 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
62579266 252
112a80d2
JA		 253 atomic_inc(&ab8500->transfer_ongoing);
254 ret = get_register_interruptible(ab8500, bank, reg, value);
255 atomic_dec(&ab8500->transfer_ongoing);
256 return ret;
62579266 257}
47c16975
MW		 258
259static int mask_and_set_register_interruptible(struct ab8500 *ab8500, u8 bank,
260 u8 reg, u8 bitmask, u8 bitvalues)
62579266
RV		 261{
262 int ret;
47c16975
MW		 263 /* put the u8 bank and u8 reg together into a an u16.
264 * bank on higher 8 bits and reg in lower */
265 u16 addr = ((u16)bank) << 8 | reg;
62579266 266
392cbd1e 267 mutex_lock(&ab8500->lock);
62579266 268
bc628fd1
MN		 269 if (ab8500->write_masked == NULL) {
270 u8 data;
62579266 271
bc628fd1
MN		 272 ret = ab8500->read(ab8500, addr);
273 if (ret < 0) {
274 dev_err(ab8500->dev, "failed to read reg %#x: %d\n",
275 addr, ret);
276 goto out;
277 }
62579266 278
bc628fd1
MN		 279 data = (u8)ret;
280 data = (~bitmask & data) | (bitmask & bitvalues);
281
282 ret = ab8500->write(ab8500, addr, data);
283 if (ret < 0)
284 dev_err(ab8500->dev, "failed to write reg %#x: %d\n",
285 addr, ret);
62579266 286
bc628fd1
MN		 287 dev_vdbg(ab8500->dev, "mask: addr %#x => data %#x\n", addr,
288 data);
289 goto out;
290 }
291 ret = ab8500->write_masked(ab8500, addr, bitmask, bitvalues);
292 if (ret < 0)
293 dev_err(ab8500->dev, "failed to modify reg %#x: %d\n", addr,
294 ret);
62579266
RV		 295out:
296 mutex_unlock(&ab8500->lock);
297 return ret;
298}
47c16975
MW		 299
300static int ab8500_mask_and_set_register(struct device *dev,
301 u8 bank, u8 reg, u8 bitmask, u8 bitvalues)
302{
112a80d2 303 int ret;
47c16975
MW		 304 struct ab8500 *ab8500 = dev_get_drvdata(dev->parent);
305
112a80d2
JA		 306 atomic_inc(&ab8500->transfer_ongoing);
307 ret= mask_and_set_register_interruptible(ab8500, bank, reg,
308 bitmask, bitvalues);
309 atomic_dec(&ab8500->transfer_ongoing);
310 return ret;
47c16975
MW		 311}
312
313static struct abx500_ops ab8500_ops = {
314 .get_chip_id = ab8500_get_chip_id,
315 .get_register = ab8500_get_register,
316 .set_register = ab8500_set_register,
317 .get_register_page = NULL,
318 .set_register_page = NULL,
319 .mask_and_set_register = ab8500_mask_and_set_register,
320 .event_registers_startup_state_get = NULL,
321 .startup_irq_enabled = NULL,
322};
62579266 323
9505a0a0 324static void ab8500_irq_lock(struct irq_data *data)
62579266 325{
9505a0a0 326 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV		 327
328 mutex_lock(&ab8500->irq_lock);
112a80d2 329 atomic_inc(&ab8500->transfer_ongoing);
62579266
RV		 330}
331
9505a0a0 332static void ab8500_irq_sync_unlock(struct irq_data *data)
62579266 333{
9505a0a0 334 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
62579266
RV		 335 int i;
336
2ced445e 337 for (i = 0; i < ab8500->mask_size; i++) {
62579266
RV		 338 u8 old = ab8500->oldmask[i];
339 u8 new = ab8500->mask[i];
340 int reg;
341
342 if (new == old)
343 continue;
344
0f620837
LW		 345 /*
346 * Interrupt register 12 doesn't exist prior to AB8500 version
347 * 2.0
348 */
349 if (ab8500->irq_reg_offset[i] == 11 &&
350 is_ab8500_1p1_or_earlier(ab8500))
92d50a41
MW		 351 continue;
352
62579266
RV		 353 ab8500->oldmask[i] = new;
354
2ced445e 355 reg = AB8500_IT_MASK1_REG + ab8500->irq_reg_offset[i];
47c16975 356 set_register_interruptible(ab8500, AB8500_INTERRUPT, reg, new);
62579266 357 }
112a80d2 358 atomic_dec(&ab8500->transfer_ongoing);
62579266
RV		 359 mutex_unlock(&ab8500->irq_lock);
360}
361
9505a0a0 362static void ab8500_irq_mask(struct irq_data *data)
62579266 363{
9505a0a0 364 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
06e589ef 365 int offset = data->hwirq;
62579266
RV		 366 int index = offset / 8;
367 int mask = 1 << (offset % 8);
368
369 ab8500->mask[index] |= mask;
370}
371
9505a0a0 372static void ab8500_irq_unmask(struct irq_data *data)
62579266 373{
9505a0a0 374 struct ab8500 *ab8500 = irq_data_get_irq_chip_data(data);
06e589ef 375 int offset = data->hwirq;
62579266
RV		 376 int index = offset / 8;
377 int mask = 1 << (offset % 8);
378
379 ab8500->mask[index] &= ~mask;
380}
381
382static struct irq_chip ab8500_irq_chip = {
383 .name = "ab8500",
9505a0a0
MB		 384 .irq_bus_lock = ab8500_irq_lock,
385 .irq_bus_sync_unlock = ab8500_irq_sync_unlock,
386 .irq_mask = ab8500_irq_mask,
e6f9306e 387 .irq_disable = ab8500_irq_mask,
9505a0a0 388 .irq_unmask = ab8500_irq_unmask,
62579266
RV		 389};
390
7ccfe9b1
MJ		 391static int ab8500_handle_hierarchical_line(struct ab8500 *ab8500,
392 int latch_offset, u8 latch_val)
393{
394 int int_bit = __ffs(latch_val);
395 int line, i;
396
397 do {
398 int_bit = __ffs(latch_val);
399
400 for (i = 0; i < ab8500->mask_size; i++)
401 if (ab8500->irq_reg_offset[i] == latch_offset)
402 break;
403
404 if (i >= ab8500->mask_size) {
405 dev_err(ab8500->dev, "Register offset 0x%2x not declared\n",
406 latch_offset);
407 return -ENXIO;
408 }
409
410 line = (i << 3) + int_bit;
411 latch_val &= ~(1 << int_bit);
412
413 handle_nested_irq(ab8500->irq_base + line);
414 } while (latch_val);
415
416 return 0;
417}
418
419static int ab8500_handle_hierarchical_latch(struct ab8500 *ab8500,
420 int hier_offset, u8 hier_val)
421{
422 int latch_bit, status;
423 u8 latch_offset, latch_val;
424
425 do {
426 latch_bit = __ffs(hier_val);
427 latch_offset = (hier_offset << 3) + latch_bit;
428
429 /* Fix inconsistent ITFromLatch25 bit mapping... */
430 if (unlikely(latch_offset == 17))
431 latch_offset = 24;
432
433 status = get_register_interruptible(ab8500,
434 AB8500_INTERRUPT,
435 AB8500_IT_LATCH1_REG + latch_offset,
436 &latch_val);
437 if (status < 0 || latch_val == 0)
438 goto discard;
439
440 status = ab8500_handle_hierarchical_line(ab8500,
441 latch_offset, latch_val);
442 if (status < 0)
443 return status;
444discard:
445 hier_val &= ~(1 << latch_bit);
446 } while (hier_val);
447
448 return 0;
449}
450
451static irqreturn_t ab8500_hierarchical_irq(int irq, void *dev)
452{
453 struct ab8500 *ab8500 = dev;
454 u8 i;
455
456 dev_vdbg(ab8500->dev, "interrupt\n");
457
458 /* Hierarchical interrupt version */
459 for (i = 0; i < AB8500_IT_LATCHHIER_NUM; i++) {
460 int status;
461 u8 hier_val;
462
463 status = get_register_interruptible(ab8500, AB8500_INTERRUPT,
464 AB8500_IT_LATCHHIER1_REG + i, &hier_val);
465 if (status < 0 || hier_val == 0)
466 continue;
467
468 status = ab8500_handle_hierarchical_latch(ab8500, i, hier_val);
469 if (status < 0)
470 break;
471 }
472 return IRQ_HANDLED;
473}
474
80633f05
LJ		 475/**
476 * ab8500_irq_get_virq(): Map an interrupt on a chip to a virtual IRQ
477 *
478 * @ab8500: ab8500_irq controller to operate on.
479 * @irq: index of the interrupt requested in the chip IRQs
480 *
481 * Useful for drivers to request their own IRQs.
482 */
483static int ab8500_irq_get_virq(struct ab8500 *ab8500, int irq)
484{
485 if (!ab8500)
486 return -EINVAL;
487
488 return irq_create_mapping(ab8500->domain, irq);
489}
490
62579266
RV		 491static irqreturn_t ab8500_irq(int irq, void *dev)
492{
493 struct ab8500 *ab8500 = dev;
494 int i;
495
496 dev_vdbg(ab8500->dev, "interrupt\n");
497
112a80d2
JA		 498 atomic_inc(&ab8500->transfer_ongoing);
499
2ced445e
LW		 500 for (i = 0; i < ab8500->mask_size; i++) {
501 int regoffset = ab8500->irq_reg_offset[i];
62579266 502 int status;
47c16975 503 u8 value;
62579266 504
0f620837
LW		 505 /*
506 * Interrupt register 12 doesn't exist prior to AB8500 version
507 * 2.0
508 */
509 if (regoffset == 11 && is_ab8500_1p1_or_earlier(ab8500))
92d50a41
MW		 510 continue;
511
47c16975
MW		 512 status = get_register_interruptible(ab8500, AB8500_INTERRUPT,
513 AB8500_IT_LATCH1_REG + regoffset, &value);
514 if (status < 0 || value == 0)
62579266
RV		 515 continue;
516
517 do {
88aec4f7 518 int bit = __ffs(value);
62579266 519 int line = i * 8 + bit;
0a37fc56 520 int virq = ab8500_irq_get_virq(ab8500, line);
62579266 521
0a37fc56 522 handle_nested_irq(virq);
47c16975 523 value &= ~(1 << bit);
112a80d2 524
47c16975 525 } while (value);
62579266 526 }
112a80d2 527 atomic_dec(&ab8500->transfer_ongoing);
62579266
RV		 528 return IRQ_HANDLED;
529}
530
06e589ef
LJ		 531static int ab8500_irq_map(struct irq_domain *d, unsigned int virq,
532 irq_hw_number_t hwirq)
533{
534 struct ab8500 *ab8500 = d->host_data;
535
536 if (!ab8500)
537 return -EINVAL;
538
539 irq_set_chip_data(virq, ab8500);
540 irq_set_chip_and_handler(virq, &ab8500_irq_chip,
541 handle_simple_irq);
542 irq_set_nested_thread(virq, 1);
62579266 543#ifdef CONFIG_ARM
06e589ef 544 set_irq_flags(virq, IRQF_VALID);
62579266 545#else
06e589ef 546 irq_set_noprobe(virq);
62579266 547#endif
62579266
RV		 548
549 return 0;
550}
551
06e589ef
LJ		 552static struct irq_domain_ops ab8500_irq_ops = {
553 .map = ab8500_irq_map,
554 .xlate = irq_domain_xlate_twocell,
555};
556
557static int ab8500_irq_init(struct ab8500 *ab8500, struct device_node *np)
62579266 558{
2ced445e
LW		 559 int num_irqs;
560
d6255529
LW		 561 if (is_ab9540(ab8500))
562 num_irqs = AB9540_NR_IRQS;
a982362c
BJ		 563 else if (is_ab8505(ab8500))
564 num_irqs = AB8505_NR_IRQS;
d6255529
LW		 565 else
566 num_irqs = AB8500_NR_IRQS;
62579266 567
06e589ef
LJ		 568 if (ab8500->irq_base) {
569 ab8500->domain = irq_domain_add_legacy(
570 NULL, num_irqs, ab8500->irq_base,
571 0, &ab8500_irq_ops, ab8500);
572 }
573 else {
574 ab8500->domain = irq_domain_add_linear(
575 np, num_irqs, &ab8500_irq_ops, ab8500);
62579266 576 }
06e589ef
LJ		 577
578 if (!ab8500->domain) {
579 dev_err(ab8500->dev, "Failed to create irqdomain\n");
580 return -ENOSYS;
581 }
582
583 return 0;
62579266
RV		 584}
585
112a80d2
JA		 586int ab8500_suspend(struct ab8500 *ab8500)
587{
588 if (atomic_read(&ab8500->transfer_ongoing))
589 return -EINVAL;
590 else
591 return 0;
592}
593
d6255529 594/* AB8500 GPIO Resources */
5cef8df5 595static struct resource __devinitdata ab8500_gpio_resources[] = {
0cb3fcd7
BB		 596 {
597 .name = "GPIO_INT6",
598 .start = AB8500_INT_GPIO6R,
599 .end = AB8500_INT_GPIO41F,
600 .flags = IORESOURCE_IRQ,
601 }
602};
603
d6255529
LW		 604/* AB9540 GPIO Resources */
605static struct resource __devinitdata ab9540_gpio_resources[] = {
606 {
607 .name = "GPIO_INT6",
608 .start = AB8500_INT_GPIO6R,
609 .end = AB8500_INT_GPIO41F,
610 .flags = IORESOURCE_IRQ,
611 },
612 {
613 .name = "GPIO_INT14",
614 .start = AB9540_INT_GPIO50R,
615 .end = AB9540_INT_GPIO54R,
616 .flags = IORESOURCE_IRQ,
617 },
618 {
619 .name = "GPIO_INT15",
620 .start = AB9540_INT_GPIO50F,
621 .end = AB9540_INT_GPIO54F,
622 .flags = IORESOURCE_IRQ,
623 }
624};
625
5cef8df5 626static struct resource __devinitdata ab8500_gpadc_resources[] = {
62579266
RV		 627 {
628 .name = "HW_CONV_END",
629 .start = AB8500_INT_GP_HW_ADC_CONV_END,
630 .end = AB8500_INT_GP_HW_ADC_CONV_END,
631 .flags = IORESOURCE_IRQ,
632 },
633 {
634 .name = "SW_CONV_END",
635 .start = AB8500_INT_GP_SW_ADC_CONV_END,
636 .end = AB8500_INT_GP_SW_ADC_CONV_END,
637 .flags = IORESOURCE_IRQ,
638 },
639};
640
5cef8df5 641static struct resource __devinitdata ab8500_rtc_resources[] = {
62579266
RV		 642 {
643 .name = "60S",
644 .start = AB8500_INT_RTC_60S,
645 .end = AB8500_INT_RTC_60S,
646 .flags = IORESOURCE_IRQ,
647 },
648 {
649 .name = "ALARM",
650 .start = AB8500_INT_RTC_ALARM,
651 .end = AB8500_INT_RTC_ALARM,
652 .flags = IORESOURCE_IRQ,
653 },
654};
655
5cef8df5 656static struct resource __devinitdata ab8500_poweronkey_db_resources[] = {
77686517
SI		 657 {
658 .name = "ONKEY_DBF",
659 .start = AB8500_INT_PON_KEY1DB_F,
660 .end = AB8500_INT_PON_KEY1DB_F,
661 .flags = IORESOURCE_IRQ,
662 },
663 {
664 .name = "ONKEY_DBR",
665 .start = AB8500_INT_PON_KEY1DB_R,
666 .end = AB8500_INT_PON_KEY1DB_R,
667 .flags = IORESOURCE_IRQ,
668 },
669};
670
6af75ecd 671static struct resource __devinitdata ab8500_av_acc_detect_resources[] = {
e098aded 672 {
6af75ecd
LW		 673 .name = "ACC_DETECT_1DB_F",
674 .start = AB8500_INT_ACC_DETECT_1DB_F,
675 .end = AB8500_INT_ACC_DETECT_1DB_F,
676 .flags = IORESOURCE_IRQ,
e098aded
MW		 677 },
678 {
6af75ecd
LW		 679 .name = "ACC_DETECT_1DB_R",
680 .start = AB8500_INT_ACC_DETECT_1DB_R,
681 .end = AB8500_INT_ACC_DETECT_1DB_R,
682 .flags = IORESOURCE_IRQ,
683 },
684 {
685 .name = "ACC_DETECT_21DB_F",
686 .start = AB8500_INT_ACC_DETECT_21DB_F,
687 .end = AB8500_INT_ACC_DETECT_21DB_F,
688 .flags = IORESOURCE_IRQ,
689 },
690 {
691 .name = "ACC_DETECT_21DB_R",
692 .start = AB8500_INT_ACC_DETECT_21DB_R,
693 .end = AB8500_INT_ACC_DETECT_21DB_R,
694 .flags = IORESOURCE_IRQ,
695 },
696 {
697 .name = "ACC_DETECT_22DB_F",
698 .start = AB8500_INT_ACC_DETECT_22DB_F,
699 .end = AB8500_INT_ACC_DETECT_22DB_F,
700 .flags = IORESOURCE_IRQ,
e098aded 701 },
6af75ecd
LW		 702 {
703 .name = "ACC_DETECT_22DB_R",
704 .start = AB8500_INT_ACC_DETECT_22DB_R,
705 .end = AB8500_INT_ACC_DETECT_22DB_R,
706 .flags = IORESOURCE_IRQ,
707 },
708};
709
710static struct resource __devinitdata ab8500_charger_resources[] = {
e098aded
MW		 711 {
712 .name = "MAIN_CH_UNPLUG_DET",
713 .start = AB8500_INT_MAIN_CH_UNPLUG_DET,
714 .end = AB8500_INT_MAIN_CH_UNPLUG_DET,
715 .flags = IORESOURCE_IRQ,
716 },
717 {
718 .name = "MAIN_CHARGE_PLUG_DET",
719 .start = AB8500_INT_MAIN_CH_PLUG_DET,
720 .end = AB8500_INT_MAIN_CH_PLUG_DET,
721 .flags = IORESOURCE_IRQ,
722 },
e098aded
MW		 723 {
724 .name = "VBUS_DET_R",
725 .start = AB8500_INT_VBUS_DET_R,
726 .end = AB8500_INT_VBUS_DET_R,
727 .flags = IORESOURCE_IRQ,
728 },
729 {
6af75ecd
LW		 730 .name = "VBUS_DET_F",
731 .start = AB8500_INT_VBUS_DET_F,
732 .end = AB8500_INT_VBUS_DET_F,
e098aded
MW		 733 .flags = IORESOURCE_IRQ,
734 },
735 {
6af75ecd
LW		 736 .name = "USB_LINK_STATUS",
737 .start = AB8500_INT_USB_LINK_STATUS,
738 .end = AB8500_INT_USB_LINK_STATUS,
739 .flags = IORESOURCE_IRQ,
740 },
e098aded
MW		 741 {
742 .name = "VBUS_OVV",
743 .start = AB8500_INT_VBUS_OVV,
744 .end = AB8500_INT_VBUS_OVV,
745 .flags = IORESOURCE_IRQ,
746 },
747 {
6af75ecd
LW		 748 .name = "USB_CH_TH_PROT_R",
749 .start = AB8500_INT_USB_CH_TH_PROT_R,
750 .end = AB8500_INT_USB_CH_TH_PROT_R,
e098aded
MW		 751 .flags = IORESOURCE_IRQ,
752 },
753 {
6af75ecd
LW		 754 .name = "USB_CH_TH_PROT_F",
755 .start = AB8500_INT_USB_CH_TH_PROT_F,
756 .end = AB8500_INT_USB_CH_TH_PROT_F,
e098aded
MW		 757 .flags = IORESOURCE_IRQ,
758 },
759 {
6af75ecd
LW		 760 .name = "MAIN_EXT_CH_NOT_OK",
761 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
762 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
763 .flags = IORESOURCE_IRQ,
764 },
765 {
766 .name = "MAIN_CH_TH_PROT_R",
767 .start = AB8500_INT_MAIN_CH_TH_PROT_R,
768 .end = AB8500_INT_MAIN_CH_TH_PROT_R,
769 .flags = IORESOURCE_IRQ,
770 },
771 {
772 .name = "MAIN_CH_TH_PROT_F",
773 .start = AB8500_INT_MAIN_CH_TH_PROT_F,
774 .end = AB8500_INT_MAIN_CH_TH_PROT_F,
775 .flags = IORESOURCE_IRQ,
776 },
777 {
778 .name = "USB_CHARGER_NOT_OKR",
a982362c
BJ		 779 .start = AB8500_INT_USB_CHARGER_NOT_OKR,
780 .end = AB8500_INT_USB_CHARGER_NOT_OKR,
6af75ecd
LW		 781 .flags = IORESOURCE_IRQ,
782 },
783 {
784 .name = "CH_WD_EXP",
785 .start = AB8500_INT_CH_WD_EXP,
786 .end = AB8500_INT_CH_WD_EXP,
787 .flags = IORESOURCE_IRQ,
788 },
789};
790
791static struct resource __devinitdata ab8500_btemp_resources[] = {
792 {
793 .name = "BAT_CTRL_INDB",
794 .start = AB8500_INT_BAT_CTRL_INDB,
795 .end = AB8500_INT_BAT_CTRL_INDB,
e098aded
MW		 796 .flags = IORESOURCE_IRQ,
797 },
798 {
799 .name = "BTEMP_LOW",
800 .start = AB8500_INT_BTEMP_LOW,
801 .end = AB8500_INT_BTEMP_LOW,
802 .flags = IORESOURCE_IRQ,
803 },
804 {
805 .name = "BTEMP_HIGH",
806 .start = AB8500_INT_BTEMP_HIGH,
807 .end = AB8500_INT_BTEMP_HIGH,
808 .flags = IORESOURCE_IRQ,
809 },
810 {
6af75ecd
LW		 811 .name = "BTEMP_LOW_MEDIUM",
812 .start = AB8500_INT_BTEMP_LOW_MEDIUM,
813 .end = AB8500_INT_BTEMP_LOW_MEDIUM,
e098aded
MW		 814 .flags = IORESOURCE_IRQ,
815 },
816 {
6af75ecd
LW		 817 .name = "BTEMP_MEDIUM_HIGH",
818 .start = AB8500_INT_BTEMP_MEDIUM_HIGH,
819 .end = AB8500_INT_BTEMP_MEDIUM_HIGH,
e098aded
MW		 820 .flags = IORESOURCE_IRQ,
821 },
6af75ecd
LW		 822};
823
824static struct resource __devinitdata ab8500_fg_resources[] = {
e098aded 825 {
6af75ecd
LW		 826 .name = "NCONV_ACCU",
827 .start = AB8500_INT_CCN_CONV_ACC,
828 .end = AB8500_INT_CCN_CONV_ACC,
e098aded
MW		 829 .flags = IORESOURCE_IRQ,
830 },
831 {
6af75ecd
LW		 832 .name = "BATT_OVV",
833 .start = AB8500_INT_BATT_OVV,
834 .end = AB8500_INT_BATT_OVV,
e098aded
MW		 835 .flags = IORESOURCE_IRQ,
836 },
837 {
6af75ecd
LW		 838 .name = "LOW_BAT_F",
839 .start = AB8500_INT_LOW_BAT_F,
840 .end = AB8500_INT_LOW_BAT_F,
841 .flags = IORESOURCE_IRQ,
842 },
843 {
844 .name = "LOW_BAT_R",
845 .start = AB8500_INT_LOW_BAT_R,
846 .end = AB8500_INT_LOW_BAT_R,
847 .flags = IORESOURCE_IRQ,
848 },
849 {
850 .name = "CC_INT_CALIB",
851 .start = AB8500_INT_CC_INT_CALIB,
852 .end = AB8500_INT_CC_INT_CALIB,
e098aded
MW		 853 .flags = IORESOURCE_IRQ,
854 },
a982362c
BJ		 855 {
856 .name = "CCEOC",
857 .start = AB8500_INT_CCEOC,
858 .end = AB8500_INT_CCEOC,
859 .flags = IORESOURCE_IRQ,
860 },
e098aded
MW		 861};
862
6af75ecd
LW		 863static struct resource __devinitdata ab8500_chargalg_resources[] = {};
864
df720647 865#ifdef CONFIG_DEBUG_FS
5cef8df5 866static struct resource __devinitdata ab8500_debug_resources[] = {
e098aded
MW		 867 {
868 .name = "IRQ_FIRST",
869 .start = AB8500_INT_MAIN_EXT_CH_NOT_OK,
870 .end = AB8500_INT_MAIN_EXT_CH_NOT_OK,
871 .flags = IORESOURCE_IRQ,
872 },
873 {
874 .name = "IRQ_LAST",
a982362c
BJ		 875 .start = AB8500_INT_XTAL32K_KO,
876 .end = AB8500_INT_XTAL32K_KO,
e098aded
MW		 877 .flags = IORESOURCE_IRQ,
878 },
879};
df720647 880#endif
e098aded 881
5cef8df5 882static struct resource __devinitdata ab8500_usb_resources[] = {
e098aded
MW		 883 {
884 .name = "ID_WAKEUP_R",
885 .start = AB8500_INT_ID_WAKEUP_R,
886 .end = AB8500_INT_ID_WAKEUP_R,
887 .flags = IORESOURCE_IRQ,
888 },
889 {
890 .name = "ID_WAKEUP_F",
891 .start = AB8500_INT_ID_WAKEUP_F,
892 .end = AB8500_INT_ID_WAKEUP_F,
893 .flags = IORESOURCE_IRQ,
894 },
895 {
896 .name = "VBUS_DET_F",
897 .start = AB8500_INT_VBUS_DET_F,
898 .end = AB8500_INT_VBUS_DET_F,
899 .flags = IORESOURCE_IRQ,
900 },
901 {
902 .name = "VBUS_DET_R",
903 .start = AB8500_INT_VBUS_DET_R,
904 .end = AB8500_INT_VBUS_DET_R,
905 .flags = IORESOURCE_IRQ,
906 },
92d50a41
MW		 907 {
908 .name = "USB_LINK_STATUS",
909 .start = AB8500_INT_USB_LINK_STATUS,
910 .end = AB8500_INT_USB_LINK_STATUS,
911 .flags = IORESOURCE_IRQ,
912 },
6af75ecd
LW		 913 {
914 .name = "USB_ADP_PROBE_PLUG",
915 .start = AB8500_INT_ADP_PROBE_PLUG,
916 .end = AB8500_INT_ADP_PROBE_PLUG,
917 .flags = IORESOURCE_IRQ,
918 },
919 {
920 .name = "USB_ADP_PROBE_UNPLUG",
921 .start = AB8500_INT_ADP_PROBE_UNPLUG,
922 .end = AB8500_INT_ADP_PROBE_UNPLUG,
923 .flags = IORESOURCE_IRQ,
924 },
e098aded
MW		 925};
926
44f72e53
VS		 927static struct resource __devinitdata ab8505_iddet_resources[] = {
928 {
929 .name = "KeyDeglitch",
930 .start = AB8505_INT_KEYDEGLITCH,
931 .end = AB8505_INT_KEYDEGLITCH,
932 .flags = IORESOURCE_IRQ,
933 },
934 {
935 .name = "KP",
936 .start = AB8505_INT_KP,
937 .end = AB8505_INT_KP,
938 .flags = IORESOURCE_IRQ,
939 },
940 {
941 .name = "IKP",
942 .start = AB8505_INT_IKP,
943 .end = AB8505_INT_IKP,
944 .flags = IORESOURCE_IRQ,
945 },
946 {
947 .name = "IKR",
948 .start = AB8505_INT_IKR,
949 .end = AB8505_INT_IKR,
950 .flags = IORESOURCE_IRQ,
951 },
952 {
953 .name = "KeyStuck",
954 .start = AB8505_INT_KEYSTUCK,
955 .end = AB8505_INT_KEYSTUCK,
956 .flags = IORESOURCE_IRQ,
957 },
958};
959
5cef8df5 960static struct resource __devinitdata ab8500_temp_resources[] = {
e098aded
MW		 961 {
962 .name = "AB8500_TEMP_WARM",
963 .start = AB8500_INT_TEMP_WARM,
964 .end = AB8500_INT_TEMP_WARM,
965 .flags = IORESOURCE_IRQ,
966 },
967};
968
d6255529 969static struct mfd_cell __devinitdata abx500_common_devs[] = {
5814fc35
MW		 970#ifdef CONFIG_DEBUG_FS
971 {
972 .name = "ab8500-debug",
bad76991 973 .of_compatible = "stericsson,ab8500-debug",
e098aded
MW		 974 .num_resources = ARRAY_SIZE(ab8500_debug_resources),
975 .resources = ab8500_debug_resources,
5814fc35
MW		 976 },
977#endif
e098aded
MW		 978 {
979 .name = "ab8500-sysctrl",
bad76991 980 .of_compatible = "stericsson,ab8500-sysctrl",
e098aded
MW		 981 },
982 {
983 .name = "ab8500-regulator",
bad76991 984 .of_compatible = "stericsson,ab8500-regulator",
e098aded 985 },
62579266
RV		 986 {
987 .name = "ab8500-gpadc",
bad76991 988 .of_compatible = "stericsson,ab8500-gpadc",
62579266
RV		 989 .num_resources = ARRAY_SIZE(ab8500_gpadc_resources),
990 .resources = ab8500_gpadc_resources,
991 },
992 {
993 .name = "ab8500-rtc",
bad76991 994 .of_compatible = "stericsson,ab8500-rtc",
62579266
RV		 995 .num_resources = ARRAY_SIZE(ab8500_rtc_resources),
996 .resources = ab8500_rtc_resources,
997 },
6af75ecd
LW		 998 {
999 .name = "ab8500-acc-det",
bad76991 1000 .of_compatible = "stericsson,ab8500-acc-det",
6af75ecd
LW		 1001 .num_resources = ARRAY_SIZE(ab8500_av_acc_detect_resources),
1002 .resources = ab8500_av_acc_detect_resources,
1003 },
e098aded
MW		 1004 {
1005 .name = "ab8500-poweron-key",
bad76991 1006 .of_compatible = "stericsson,ab8500-poweron-key",
e098aded
MW		 1007 .num_resources = ARRAY_SIZE(ab8500_poweronkey_db_resources),
1008 .resources = ab8500_poweronkey_db_resources,
1009 },
f0f05b1c
AM		 1010 {
1011 .name = "ab8500-pwm",
bad76991 1012 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM		 1013 .id = 1,
1014 },
1015 {
1016 .name = "ab8500-pwm",
bad76991 1017 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM		 1018 .id = 2,
1019 },
1020 {
1021 .name = "ab8500-pwm",
bad76991 1022 .of_compatible = "stericsson,ab8500-pwm",
f0f05b1c
AM		 1023 .id = 3,
1024 },
bad76991
LJ		 1025 {
1026 .name = "ab8500-leds",
1027 .of_compatible = "stericsson,ab8500-leds",
1028 },
77686517 1029 {
e098aded 1030 .name = "ab8500-denc",
bad76991 1031 .of_compatible = "stericsson,ab8500-denc",
e098aded
MW		 1032 },
1033 {
1034 .name = "ab8500-temp",
bad76991 1035 .of_compatible = "stericsson,ab8500-temp",
e098aded
MW		 1036 .num_resources = ARRAY_SIZE(ab8500_temp_resources),
1037 .resources = ab8500_temp_resources,
77686517 1038 },
62579266
RV		 1039};
1040
6ef9418c
RA		 1041static struct mfd_cell __devinitdata ab8500_bm_devs[] = {
1042 {
1043 .name = "ab8500-charger",
1044 .num_resources = ARRAY_SIZE(ab8500_charger_resources),
1045 .resources = ab8500_charger_resources,
1046 },
1047 {
1048 .name = "ab8500-btemp",
1049 .num_resources = ARRAY_SIZE(ab8500_btemp_resources),
1050 .resources = ab8500_btemp_resources,
1051 },
1052 {
1053 .name = "ab8500-fg",
1054 .num_resources = ARRAY_SIZE(ab8500_fg_resources),
1055 .resources = ab8500_fg_resources,
1056 },
1057 {
1058 .name = "ab8500-chargalg",
1059 .num_resources = ARRAY_SIZE(ab8500_chargalg_resources),
1060 .resources = ab8500_chargalg_resources,
1061 },
1062};
1063
d6255529
LW		 1064static struct mfd_cell __devinitdata ab8500_devs[] = {
1065 {
1066 .name = "ab8500-gpio",
bad76991 1067 .of_compatible = "stericsson,ab8500-gpio",
d6255529
LW		 1068 .num_resources = ARRAY_SIZE(ab8500_gpio_resources),
1069 .resources = ab8500_gpio_resources,
1070 },
1071 {
1072 .name = "ab8500-usb",
bad76991 1073 .of_compatible = "stericsson,ab8500-usb",
d6255529
LW		 1074 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1075 .resources = ab8500_usb_resources,
1076 },
44f72e53
VS		 1077 {
1078 .name = "ab8500-codec",
1079 },
d6255529
LW		 1080};
1081
1082static struct mfd_cell __devinitdata ab9540_devs[] = {
1083 {
1084 .name = "ab8500-gpio",
1085 .num_resources = ARRAY_SIZE(ab9540_gpio_resources),
1086 .resources = ab9540_gpio_resources,
1087 },
1088 {
1089 .name = "ab9540-usb",
1090 .num_resources = ARRAY_SIZE(ab8500_usb_resources),
1091 .resources = ab8500_usb_resources,
1092 },
44f72e53
VS		 1093 {
1094 .name = "ab9540-codec",
1095 },
1096};
1097
1098/* Device list common to ab9540 and ab8505 */
1099static struct mfd_cell __devinitdata ab9540_ab8505_devs[] = {
1100 {
1101 .name = "ab-iddet",
1102 .num_resources = ARRAY_SIZE(ab8505_iddet_resources),
1103 .resources = ab8505_iddet_resources,
1104 },
d6255529
LW		 1105};
1106
cca69b67
MW		 1107static ssize_t show_chip_id(struct device *dev,
1108 struct device_attribute *attr, char *buf)
1109{
1110 struct ab8500 *ab8500;
1111
1112 ab8500 = dev_get_drvdata(dev);
1113 return sprintf(buf, "%#x\n", ab8500 ? ab8500->chip_id : -EINVAL);
1114}
1115
e5c238c3
MW		 1116/*
1117 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
1118 * 0x01 Swoff bit programming
1119 * 0x02 Thermal protection activation
1120 * 0x04 Vbat lower then BattOk falling threshold
1121 * 0x08 Watchdog expired
1122 * 0x10 Non presence of 32kHz clock
1123 * 0x20 Battery level lower than power on reset threshold
1124 * 0x40 Power on key 1 pressed longer than 10 seconds
1125 * 0x80 DB8500 thermal shutdown
1126 */
1127static ssize_t show_switch_off_status(struct device *dev,
1128 struct device_attribute *attr, char *buf)
1129{
1130 int ret;
1131 u8 value;
1132 struct ab8500 *ab8500;
1133
1134 ab8500 = dev_get_drvdata(dev);
1135 ret = get_register_interruptible(ab8500, AB8500_RTC,
1136 AB8500_SWITCH_OFF_STATUS, &value);
1137 if (ret < 0)
1138 return ret;
1139 return sprintf(buf, "%#x\n", value);
1140}
1141
b4a31037
AL		 1142/*
1143 * ab8500 has turned on due to (TURN_ON_STATUS):
1144 * 0x01 PORnVbat
1145 * 0x02 PonKey1dbF
1146 * 0x04 PonKey2dbF
1147 * 0x08 RTCAlarm
1148 * 0x10 MainChDet
1149 * 0x20 VbusDet
1150 * 0x40 UsbIDDetect
1151 * 0x80 Reserved
1152 */
1153static ssize_t show_turn_on_status(struct device *dev,
1154 struct device_attribute *attr, char *buf)
1155{
1156 int ret;
1157 u8 value;
1158 struct ab8500 *ab8500;
1159
1160 ab8500 = dev_get_drvdata(dev);
1161 ret = get_register_interruptible(ab8500, AB8500_SYS_CTRL1_BLOCK,
1162 AB8500_TURN_ON_STATUS, &value);
1163 if (ret < 0)
1164 return ret;
1165 return sprintf(buf, "%#x\n", value);
1166}
1167
d6255529
LW		 1168static ssize_t show_ab9540_dbbrstn(struct device *dev,
1169 struct device_attribute *attr, char *buf)
1170{
1171 struct ab8500 *ab8500;
1172 int ret;
1173 u8 value;
1174
1175 ab8500 = dev_get_drvdata(dev);
1176
1177 ret = get_register_interruptible(ab8500, AB8500_REGU_CTRL2,
1178 AB9540_MODEM_CTRL2_REG, &value);
1179 if (ret < 0)
1180 return ret;
1181
1182 return sprintf(buf, "%d\n",
1183 (value & AB9540_MODEM_CTRL2_SWDBBRSTN_BIT) ? 1 : 0);
1184}
1185
1186static ssize_t store_ab9540_dbbrstn(struct device *dev,
1187 struct device_attribute *attr, const char *buf, size_t count)
1188{
1189 struct ab8500 *ab8500;
1190 int ret = count;
1191 int err;
1192 u8 bitvalues;
1193
1194 ab8500 = dev_get_drvdata(dev);
1195
1196 if (count > 0) {
1197 switch (buf[0]) {
1198 case '0':
1199 bitvalues = 0;
1200 break;
1201 case '1':
1202 bitvalues = AB9540_MODEM_CTRL2_SWDBBRSTN_BIT;
1203 break;
1204 default:
1205 goto exit;
1206 }
1207
1208 err = mask_and_set_register_interruptible(ab8500,
1209 AB8500_REGU_CTRL2, AB9540_MODEM_CTRL2_REG,
1210 AB9540_MODEM_CTRL2_SWDBBRSTN_BIT, bitvalues);
1211 if (err)
1212 dev_info(ab8500->dev,
1213 "Failed to set DBBRSTN %c, err %#x\n",
1214 buf[0], err);
1215 }
1216
1217exit:
1218 return ret;
1219}
1220
cca69b67 1221static DEVICE_ATTR(chip_id, S_IRUGO, show_chip_id, NULL);
e5c238c3 1222static DEVICE_ATTR(switch_off_status, S_IRUGO, show_switch_off_status, NULL);
b4a31037 1223static DEVICE_ATTR(turn_on_status, S_IRUGO, show_turn_on_status, NULL);
d6255529
LW		 1224static DEVICE_ATTR(dbbrstn, S_IRUGO | S_IWUSR,
1225 show_ab9540_dbbrstn, store_ab9540_dbbrstn);
cca69b67
MW		 1226
1227static struct attribute *ab8500_sysfs_entries[] = {
1228 &dev_attr_chip_id.attr,
e5c238c3 1229 &dev_attr_switch_off_status.attr,
b4a31037 1230 &dev_attr_turn_on_status.attr,
cca69b67
MW		 1231 NULL,
1232};
1233
d6255529
LW		 1234static struct attribute *ab9540_sysfs_entries[] = {
1235 &dev_attr_chip_id.attr,
1236 &dev_attr_switch_off_status.attr,
1237 &dev_attr_turn_on_status.attr,
1238 &dev_attr_dbbrstn.attr,
1239 NULL,
1240};
1241
cca69b67
MW		 1242static struct attribute_group ab8500_attr_group = {
1243 .attrs = ab8500_sysfs_entries,
1244};
1245
d6255529
LW		 1246static struct attribute_group ab9540_attr_group = {
1247 .attrs = ab9540_sysfs_entries,
1248};
1249
d28f1db8 1250static int __devinit ab8500_probe(struct platform_device *pdev)
62579266 1251{
b04c530c
JA		 1252 static char *switch_off_status[] = {
1253 "Swoff bit programming",
1254 "Thermal protection activation",
1255 "Vbat lower then BattOk falling threshold",
1256 "Watchdog expired",
1257 "Non presence of 32kHz clock",
1258 "Battery level lower than power on reset threshold",
1259 "Power on key 1 pressed longer than 10 seconds",
1260 "DB8500 thermal shutdown"};
d28f1db8
LJ		 1261 struct ab8500_platform_data *plat = dev_get_platdata(&pdev->dev);
1262 const struct platform_device_id *platid = platform_get_device_id(pdev);
6bc4a568
LJ		 1263 enum ab8500_version version = AB8500_VERSION_UNDEFINED;
1264 struct device_node *np = pdev->dev.of_node;
d28f1db8
LJ		 1265 struct ab8500 *ab8500;
1266 struct resource *resource;
62579266
RV		 1267 int ret;
1268 int i;
47c16975 1269 u8 value;
62579266 1270
d28f1db8
LJ		 1271 ab8500 = kzalloc(sizeof *ab8500, GFP_KERNEL);
1272 if (!ab8500)
1273 return -ENOMEM;
1274
62579266
RV		 1275 if (plat)
1276 ab8500->irq_base = plat->irq_base;
1277
d28f1db8
LJ		 1278 ab8500->dev = &pdev->dev;
1279
1280 resource = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1281 if (!resource) {
1282 ret = -ENODEV;
1283 goto out_free_ab8500;
1284 }
1285
1286 ab8500->irq = resource->start;
1287
822672a7
LJ		 1288 ab8500->read = ab8500_prcmu_read;
1289 ab8500->write = ab8500_prcmu_write;
1290 ab8500->write_masked = ab8500_prcmu_write_masked;
d28f1db8 1291
62579266
RV		 1292 mutex_init(&ab8500->lock);
1293 mutex_init(&ab8500->irq_lock);
112a80d2 1294 atomic_set(&ab8500->transfer_ongoing, 0);
62579266 1295
d28f1db8
LJ		 1296 platform_set_drvdata(pdev, ab8500);
1297
6bc4a568
LJ		 1298 if (platid)
1299 version = platid->driver_data;
6bc4a568 1300
0f620837
LW		 1301 if (version != AB8500_VERSION_UNDEFINED)
1302 ab8500->version = version;
1303 else {
1304 ret = get_register_interruptible(ab8500, AB8500_MISC,
1305 AB8500_IC_NAME_REG, &value);
1306 if (ret < 0)
d28f1db8 1307 goto out_free_ab8500;
0f620837
LW		 1308
1309 ab8500->version = value;
1310 }
1311
47c16975
MW		 1312 ret = get_register_interruptible(ab8500, AB8500_MISC,
1313 AB8500_REV_REG, &value);
62579266 1314 if (ret < 0)
d28f1db8 1315 goto out_free_ab8500;
62579266 1316
47c16975 1317 ab8500->chip_id = value;
62579266 1318
0f620837
LW		 1319 dev_info(ab8500->dev, "detected chip, %s rev. %1x.%1x\n",
1320 ab8500_version_str[ab8500->version],
1321 ab8500->chip_id >> 4,
1322 ab8500->chip_id & 0x0F);
1323
d6255529 1324 /* Configure AB8500 or AB9540 IRQ */
a982362c 1325 if (is_ab9540(ab8500) || is_ab8505(ab8500)) {
d6255529
LW		 1326 ab8500->mask_size = AB9540_NUM_IRQ_REGS;
1327 ab8500->irq_reg_offset = ab9540_irq_regoffset;
1328 } else {
1329 ab8500->mask_size = AB8500_NUM_IRQ_REGS;
1330 ab8500->irq_reg_offset = ab8500_irq_regoffset;
1331 }
2ced445e
LW		 1332 ab8500->mask = kzalloc(ab8500->mask_size, GFP_KERNEL);
1333 if (!ab8500->mask)
1334 return -ENOMEM;
1335 ab8500->oldmask = kzalloc(ab8500->mask_size, GFP_KERNEL);
1336 if (!ab8500->oldmask) {
1337 ret = -ENOMEM;
1338 goto out_freemask;
1339 }
e5c238c3
MW		 1340 /*
1341 * ab8500 has switched off due to (SWITCH_OFF_STATUS):
1342 * 0x01 Swoff bit programming
1343 * 0x02 Thermal protection activation
1344 * 0x04 Vbat lower then BattOk falling threshold
1345 * 0x08 Watchdog expired
1346 * 0x10 Non presence of 32kHz clock
1347 * 0x20 Battery level lower than power on reset threshold
1348 * 0x40 Power on key 1 pressed longer than 10 seconds
1349 * 0x80 DB8500 thermal shutdown
1350 */
1351
1352 ret = get_register_interruptible(ab8500, AB8500_RTC,
1353 AB8500_SWITCH_OFF_STATUS, &value);
1354 if (ret < 0)
1355 return ret;
b04c530c
JA		 1356 dev_info(ab8500->dev, "switch off cause(s) (%#x): ", value);
1357
1358 if (value) {
1359 for (i = 0; i < ARRAY_SIZE(switch_off_status); i++) {
1360 if (value & 1)
1361 printk(KERN_CONT " \"%s\"",
1362 switch_off_status[i]);
1363 value = value >> 1;
1364
1365 }
1366 printk(KERN_CONT "\n");
1367 } else {
1368 printk(KERN_CONT " None\n");
1369 }
e5c238c3 1370
62579266
RV		 1371 if (plat && plat->init)
1372 plat->init(ab8500);
1373
1374 /* Clear and mask all interrupts */
2ced445e 1375 for (i = 0; i < ab8500->mask_size; i++) {
0f620837
LW		 1376 /*
1377 * Interrupt register 12 doesn't exist prior to AB8500 version
1378 * 2.0
1379 */
1380 if (ab8500->irq_reg_offset[i] == 11 &&
1381 is_ab8500_1p1_or_earlier(ab8500))
92d50a41 1382 continue;
62579266 1383
47c16975 1384 get_register_interruptible(ab8500, AB8500_INTERRUPT,
2ced445e 1385 AB8500_IT_LATCH1_REG + ab8500->irq_reg_offset[i],
92d50a41 1386 &value);
47c16975 1387 set_register_interruptible(ab8500, AB8500_INTERRUPT,
2ced445e 1388 AB8500_IT_MASK1_REG + ab8500->irq_reg_offset[i], 0xff);
62579266
RV		 1389 }
1390
47c16975
MW		 1391 ret = abx500_register_ops(ab8500->dev, &ab8500_ops);
1392 if (ret)
2ced445e 1393 goto out_freeoldmask;
47c16975 1394
2ced445e 1395 for (i = 0; i < ab8500->mask_size; i++)
62579266
RV		 1396 ab8500->mask[i] = ab8500->oldmask[i] = 0xff;
1397
06e589ef
LJ		 1398 ret = ab8500_irq_init(ab8500, np);
1399 if (ret)
1400 goto out_freeoldmask;
62579266 1401
06e589ef
LJ		 1402 /* Activate this feature only in ab9540 */
1403 /* till tests are done on ab8500 1p2 or later*/
1404 if (is_ab9540(ab8500)) {
1405 ret = request_threaded_irq(ab8500->irq, NULL,
7ccfe9b1
MJ		 1406 ab8500_hierarchical_irq,
1407 IRQF_ONESHOT | IRQF_NO_SUSPEND,
1408 "ab8500", ab8500);
06e589ef
LJ		 1409 }
1410 else {
1411 ret = request_threaded_irq(ab8500->irq, NULL,
7ccfe9b1
MJ		 1412 ab8500_irq,
1413 IRQF_ONESHOT | IRQF_NO_SUSPEND,
1414 "ab8500", ab8500);
62579266 1415 if (ret)
06e589ef 1416 goto out_freeoldmask;
62579266
RV		 1417 }
1418
bad76991
LJ		 1419 ret = mfd_add_devices(ab8500->dev, 0, abx500_common_devs,
1420 ARRAY_SIZE(abx500_common_devs), NULL,
55692af5 1421 ab8500->irq_base, ab8500->domain);
bad76991
LJ		 1422 if (ret)
1423 goto out_freeirq;
d6255529 1424
bad76991
LJ		 1425 if (is_ab9540(ab8500))
1426 ret = mfd_add_devices(ab8500->dev, 0, ab9540_devs,
1427 ARRAY_SIZE(ab9540_devs), NULL,
55692af5 1428 ab8500->irq_base, ab8500->domain);
bad76991
LJ		 1429 else
1430 ret = mfd_add_devices(ab8500->dev, 0, ab8500_devs,
1431 ARRAY_SIZE(ab8500_devs), NULL,
55692af5 1432 ab8500->irq_base, ab8500->domain);
bad76991
LJ		 1433 if (ret)
1434 goto out_freeirq;
44f72e53 1435
bad76991
LJ		 1436 if (is_ab9540(ab8500) || is_ab8505(ab8500))
1437 ret = mfd_add_devices(ab8500->dev, 0, ab9540_ab8505_devs,
1438 ARRAY_SIZE(ab9540_ab8505_devs), NULL,
55692af5 1439 ab8500->irq_base, ab8500->domain);
bad76991
LJ		 1440 if (ret)
1441 goto out_freeirq;
62579266 1442
6ef9418c
RA		 1443 if (!no_bm) {
1444 /* Add battery management devices */
1445 ret = mfd_add_devices(ab8500->dev, 0, ab8500_bm_devs,
1446 ARRAY_SIZE(ab8500_bm_devs), NULL,
55692af5 1447 ab8500->irq_base, ab8500->domain);
6ef9418c
RA		 1448 if (ret)
1449 dev_err(ab8500->dev, "error adding bm devices\n");
1450 }
1451
d6255529
LW		 1452 if (is_ab9540(ab8500))
1453 ret = sysfs_create_group(&ab8500->dev->kobj,
1454 &ab9540_attr_group);
1455 else
1456 ret = sysfs_create_group(&ab8500->dev->kobj,
1457 &ab8500_attr_group);
cca69b67
MW		 1458 if (ret)
1459 dev_err(ab8500->dev, "error creating sysfs entries\n");
06e589ef
LJ		 1460
1461 return ret;
62579266
RV		 1462
1463out_freeirq:
06e589ef 1464 free_irq(ab8500->irq, ab8500);
2ced445e
LW		 1465out_freeoldmask:
1466 kfree(ab8500->oldmask);
1467out_freemask:
1468 kfree(ab8500->mask);
d28f1db8
LJ		 1469out_free_ab8500:
1470 kfree(ab8500);
6d95b7fd 1471
62579266
RV		 1472 return ret;
1473}
1474
d28f1db8 1475static int __devexit ab8500_remove(struct platform_device *pdev)
62579266 1476{
d28f1db8
LJ		 1477 struct ab8500 *ab8500 = platform_get_drvdata(pdev);
1478
d6255529
LW		 1479 if (is_ab9540(ab8500))
1480 sysfs_remove_group(&ab8500->dev->kobj, &ab9540_attr_group);
1481 else
1482 sysfs_remove_group(&ab8500->dev->kobj, &ab8500_attr_group);
06e589ef 1483
62579266 1484 mfd_remove_devices(ab8500->dev);
06e589ef
LJ		 1485 free_irq(ab8500->irq, ab8500);
1486
2ced445e
LW		 1487 kfree(ab8500->oldmask);
1488 kfree(ab8500->mask);
d28f1db8 1489 kfree(ab8500);
62579266
RV		 1490
1491 return 0;
1492}
1493
d28f1db8
LJ		 1494static const struct platform_device_id ab8500_id[] = {
1495 { "ab8500-core", AB8500_VERSION_AB8500 },
1496 { "ab8505-i2c", AB8500_VERSION_AB8505 },
1497 { "ab9540-i2c", AB8500_VERSION_AB9540 },
1498 { "ab8540-i2c", AB8500_VERSION_AB8540 },
1499 { }
1500};
1501
1502static struct platform_driver ab8500_core_driver = {
1503 .driver = {
1504 .name = "ab8500-core",
1505 .owner = THIS_MODULE,
1506 },
1507 .probe = ab8500_probe,
1508 .remove = __devexit_p(ab8500_remove),
1509 .id_table = ab8500_id,
1510};
1511
1512static int __init ab8500_core_init(void)
1513{
1514 return platform_driver_register(&ab8500_core_driver);
1515}
1516
1517static void __exit ab8500_core_exit(void)
1518{
1519 platform_driver_unregister(&ab8500_core_driver);
1520}
ba7cbc3e 1521core_initcall(ab8500_core_init);
d28f1db8
LJ		 1522module_exit(ab8500_core_exit);
1523
adceed62 1524MODULE_AUTHOR("Mattias Wallin, Srinidhi Kasagar, Rabin Vincent");
62579266
RV		 1525MODULE_DESCRIPTION("AB8500 MFD core");
1526MODULE_LICENSE("GPL v2");
kernel source for telekom puls (alcatel/mediatek)