Merge tag 'v3.10.55' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / sound / soc / codecs / wm8731.c
CommitLineData
40e0aa64
RP
1/*
2 * wm8731.c -- WM8731 ALSA SoC Audio driver
3 *
4 * Copyright 2005 Openedhand Ltd.
656baaeb 5 * Copyright 2006-12 Wolfson Microelectronics, plc
40e0aa64
RP
6 *
7 * Author: Richard Purdie <richard@openedhand.com>
8 *
9 * Based on wm8753.c by Liam Girdwood
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/module.h>
17#include <linux/moduleparam.h>
18#include <linux/init.h>
19#include <linux/delay.h>
20#include <linux/pm.h>
21#include <linux/i2c.h>
5a0e3ad6 22#include <linux/slab.h>
05d448e2 23#include <linux/regmap.h>
7dea7c01 24#include <linux/regulator/consumer.h>
d2a40355 25#include <linux/spi/spi.h>
a7f96e4d 26#include <linux/of_device.h>
40e0aa64
RP
27#include <sound/core.h>
28#include <sound/pcm.h>
29#include <sound/pcm_params.h>
30#include <sound/soc.h>
40e0aa64 31#include <sound/initval.h>
d00efa64 32#include <sound/tlv.h>
40e0aa64
RP
33
34#include "wm8731.h"
35
7dea7c01
MB
36#define WM8731_NUM_SUPPLIES 4
37static const char *wm8731_supply_names[WM8731_NUM_SUPPLIES] = {
38 "AVDD",
39 "HPVDD",
40 "DCVDD",
41 "DBVDD",
42};
43
b36d61d4
FM
44/* codec private data */
45struct wm8731_priv {
05d448e2 46 struct regmap *regmap;
7dea7c01 47 struct regulator_bulk_data supplies[WM8731_NUM_SUPPLIES];
b36d61d4 48 unsigned int sysclk;
9745e824 49 int sysclk_type;
dd31b310
MB
50 int playback_fs;
51 bool deemph;
b36d61d4
FM
52};
53
a8035c8f 54
40e0aa64
RP
55/*
56 * wm8731 register cache
40e0aa64 57 */
05d448e2
MB
58static const struct reg_default wm8731_reg_defaults[] = {
59 { 0, 0x0097 },
60 { 1, 0x0097 },
61 { 2, 0x0079 },
62 { 3, 0x0079 },
63 { 4, 0x000a },
64 { 5, 0x0008 },
65 { 6, 0x009f },
66 { 7, 0x000a },
67 { 8, 0x0000 },
68 { 9, 0x0000 },
40e0aa64
RP
69};
70
05d448e2
MB
71static bool wm8731_volatile(struct device *dev, unsigned int reg)
72{
73 return reg == WM8731_RESET;
74}
75
76static bool wm8731_writeable(struct device *dev, unsigned int reg)
77{
78 return reg <= WM8731_RESET;
79}
80
17a52fd6 81#define wm8731_reset(c) snd_soc_write(c, WM8731_RESET, 0)
40e0aa64
RP
82
83static const char *wm8731_input_select[] = {"Line In", "Mic"};
59f72970 84
59f72970
MB
85static const struct soc_enum wm8731_insel_enum =
86 SOC_ENUM_SINGLE(WM8731_APANA, 2, 2, wm8731_input_select);
87
dd31b310
MB
88static int wm8731_deemph[] = { 0, 32000, 44100, 48000 };
89
90static int wm8731_set_deemph(struct snd_soc_codec *codec)
91{
92 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
93 int val, i, best;
94
95 /* If we're using deemphasis select the nearest available sample
96 * rate.
97 */
98 if (wm8731->deemph) {
99 best = 1;
100 for (i = 2; i < ARRAY_SIZE(wm8731_deemph); i++) {
101 if (abs(wm8731_deemph[i] - wm8731->playback_fs) <
102 abs(wm8731_deemph[best] - wm8731->playback_fs))
103 best = i;
104 }
105
106 val = best << 1;
107 } else {
108 best = 0;
109 val = 0;
110 }
111
112 dev_dbg(codec->dev, "Set deemphasis %d (%dHz)\n",
113 best, wm8731_deemph[best]);
114
115 return snd_soc_update_bits(codec, WM8731_APDIGI, 0x6, val);
116}
117
118static int wm8731_get_deemph(struct snd_kcontrol *kcontrol,
119 struct snd_ctl_elem_value *ucontrol)
120{
121 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
122 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
123
124 ucontrol->value.enumerated.item[0] = wm8731->deemph;
125
126 return 0;
127}
128
129static int wm8731_put_deemph(struct snd_kcontrol *kcontrol,
130 struct snd_ctl_elem_value *ucontrol)
131{
132 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
133 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
134 int deemph = ucontrol->value.enumerated.item[0];
135 int ret = 0;
136
137 if (deemph > 1)
138 return -EINVAL;
139
140 mutex_lock(&codec->mutex);
141 if (wm8731->deemph != deemph) {
142 wm8731->deemph = deemph;
59f72970 143
dd31b310
MB
144 wm8731_set_deemph(codec);
145
146 ret = 1;
147 }
148 mutex_unlock(&codec->mutex);
149
150 return ret;
151}
40e0aa64 152
d00efa64
MB
153static const DECLARE_TLV_DB_SCALE(in_tlv, -3450, 150, 0);
154static const DECLARE_TLV_DB_SCALE(sidetone_tlv, -1500, 300, 0);
155static const DECLARE_TLV_DB_SCALE(out_tlv, -12100, 100, 1);
d921184e 156static const DECLARE_TLV_DB_SCALE(mic_tlv, 0, 2000, 0);
d00efa64 157
40e0aa64
RP
158static const struct snd_kcontrol_new wm8731_snd_controls[] = {
159
d00efa64
MB
160SOC_DOUBLE_R_TLV("Master Playback Volume", WM8731_LOUT1V, WM8731_ROUT1V,
161 0, 127, 0, out_tlv),
bd903b6e
LG
162SOC_DOUBLE_R("Master Playback ZC Switch", WM8731_LOUT1V, WM8731_ROUT1V,
163 7, 1, 0),
40e0aa64 164
d00efa64
MB
165SOC_DOUBLE_R_TLV("Capture Volume", WM8731_LINVOL, WM8731_RINVOL, 0, 31, 0,
166 in_tlv),
40e0aa64
RP
167SOC_DOUBLE_R("Line Capture Switch", WM8731_LINVOL, WM8731_RINVOL, 7, 1, 1),
168
d921184e 169SOC_SINGLE_TLV("Mic Boost Volume", WM8731_APANA, 0, 1, 0, mic_tlv),
ef38ed88 170SOC_SINGLE("Mic Capture Switch", WM8731_APANA, 1, 1, 1),
40e0aa64 171
d00efa64
MB
172SOC_SINGLE_TLV("Sidetone Playback Volume", WM8731_APANA, 6, 3, 1,
173 sidetone_tlv),
40e0aa64
RP
174
175SOC_SINGLE("ADC High Pass Filter Switch", WM8731_APDIGI, 0, 1, 1),
176SOC_SINGLE("Store DC Offset Switch", WM8731_APDIGI, 4, 1, 0),
177
dd31b310
MB
178SOC_SINGLE_BOOL_EXT("Playback Deemphasis Switch", 0,
179 wm8731_get_deemph, wm8731_put_deemph),
40e0aa64
RP
180};
181
40e0aa64
RP
182/* Output Mixer */
183static const struct snd_kcontrol_new wm8731_output_mixer_controls[] = {
184SOC_DAPM_SINGLE("Line Bypass Switch", WM8731_APANA, 3, 1, 0),
185SOC_DAPM_SINGLE("Mic Sidetone Switch", WM8731_APANA, 5, 1, 0),
186SOC_DAPM_SINGLE("HiFi Playback Switch", WM8731_APANA, 4, 1, 0),
187};
188
189/* Input mux */
190static const struct snd_kcontrol_new wm8731_input_mux_controls =
59f72970 191SOC_DAPM_ENUM("Input Select", wm8731_insel_enum);
40e0aa64
RP
192
193static const struct snd_soc_dapm_widget wm8731_dapm_widgets[] = {
8a27bd9a 194SND_SOC_DAPM_SUPPLY("ACTIVE",WM8731_ACTIVE, 0, 0, NULL, 0),
9745e824 195SND_SOC_DAPM_SUPPLY("OSC", WM8731_PWR, 5, 1, NULL, 0),
40e0aa64
RP
196SND_SOC_DAPM_MIXER("Output Mixer", WM8731_PWR, 4, 1,
197 &wm8731_output_mixer_controls[0],
198 ARRAY_SIZE(wm8731_output_mixer_controls)),
199SND_SOC_DAPM_DAC("DAC", "HiFi Playback", WM8731_PWR, 3, 1),
200SND_SOC_DAPM_OUTPUT("LOUT"),
201SND_SOC_DAPM_OUTPUT("LHPOUT"),
202SND_SOC_DAPM_OUTPUT("ROUT"),
203SND_SOC_DAPM_OUTPUT("RHPOUT"),
204SND_SOC_DAPM_ADC("ADC", "HiFi Capture", WM8731_PWR, 2, 1),
205SND_SOC_DAPM_MUX("Input Mux", SND_SOC_NOPM, 0, 0, &wm8731_input_mux_controls),
206SND_SOC_DAPM_PGA("Line Input", WM8731_PWR, 0, 1, NULL, 0),
207SND_SOC_DAPM_MICBIAS("Mic Bias", WM8731_PWR, 1, 1),
208SND_SOC_DAPM_INPUT("MICIN"),
209SND_SOC_DAPM_INPUT("RLINEIN"),
210SND_SOC_DAPM_INPUT("LLINEIN"),
211};
212
9745e824
MB
213static int wm8731_check_osc(struct snd_soc_dapm_widget *source,
214 struct snd_soc_dapm_widget *sink)
215{
216 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(source->codec);
217
5a195b44 218 return wm8731->sysclk_type == WM8731_SYSCLK_XTAL;
9745e824
MB
219}
220
5e251aec 221static const struct snd_soc_dapm_route wm8731_intercon[] = {
9745e824
MB
222 {"DAC", NULL, "OSC", wm8731_check_osc},
223 {"ADC", NULL, "OSC", wm8731_check_osc},
8a27bd9a
MB
224 {"DAC", NULL, "ACTIVE"},
225 {"ADC", NULL, "ACTIVE"},
9745e824 226
40e0aa64
RP
227 /* output mixer */
228 {"Output Mixer", "Line Bypass Switch", "Line Input"},
229 {"Output Mixer", "HiFi Playback Switch", "DAC"},
230 {"Output Mixer", "Mic Sidetone Switch", "Mic Bias"},
231
232 /* outputs */
233 {"RHPOUT", NULL, "Output Mixer"},
234 {"ROUT", NULL, "Output Mixer"},
235 {"LHPOUT", NULL, "Output Mixer"},
236 {"LOUT", NULL, "Output Mixer"},
237
238 /* input mux */
239 {"Input Mux", "Line In", "Line Input"},
240 {"Input Mux", "Mic", "Mic Bias"},
241 {"ADC", NULL, "Input Mux"},
242
243 /* inputs */
244 {"Line Input", NULL, "LLINEIN"},
245 {"Line Input", NULL, "RLINEIN"},
246 {"Mic Bias", NULL, "MICIN"},
40e0aa64
RP
247};
248
40e0aa64
RP
249struct _coeff_div {
250 u32 mclk;
251 u32 rate;
252 u16 fs;
253 u8 sr:4;
254 u8 bosr:1;
255 u8 usb:1;
256};
257
258/* codec mclk clock divider coefficients */
259static const struct _coeff_div coeff_div[] = {
260 /* 48k */
261 {12288000, 48000, 256, 0x0, 0x0, 0x0},
262 {18432000, 48000, 384, 0x0, 0x1, 0x0},
263 {12000000, 48000, 250, 0x0, 0x0, 0x1},
264
265 /* 32k */
266 {12288000, 32000, 384, 0x6, 0x0, 0x0},
267 {18432000, 32000, 576, 0x6, 0x1, 0x0},
298a2c75 268 {12000000, 32000, 375, 0x6, 0x0, 0x1},
40e0aa64
RP
269
270 /* 8k */
271 {12288000, 8000, 1536, 0x3, 0x0, 0x0},
272 {18432000, 8000, 2304, 0x3, 0x1, 0x0},
273 {11289600, 8000, 1408, 0xb, 0x0, 0x0},
274 {16934400, 8000, 2112, 0xb, 0x1, 0x0},
275 {12000000, 8000, 1500, 0x3, 0x0, 0x1},
276
277 /* 96k */
278 {12288000, 96000, 128, 0x7, 0x0, 0x0},
279 {18432000, 96000, 192, 0x7, 0x1, 0x0},
280 {12000000, 96000, 125, 0x7, 0x0, 0x1},
281
282 /* 44.1k */
283 {11289600, 44100, 256, 0x8, 0x0, 0x0},
284 {16934400, 44100, 384, 0x8, 0x1, 0x0},
285 {12000000, 44100, 272, 0x8, 0x1, 0x1},
286
287 /* 88.2k */
288 {11289600, 88200, 128, 0xf, 0x0, 0x0},
289 {16934400, 88200, 192, 0xf, 0x1, 0x0},
290 {12000000, 88200, 136, 0xf, 0x1, 0x1},
291};
292
293static inline int get_coeff(int mclk, int rate)
294{
295 int i;
296
297 for (i = 0; i < ARRAY_SIZE(coeff_div); i++) {
298 if (coeff_div[i].rate == rate && coeff_div[i].mclk == mclk)
299 return i;
300 }
301 return 0;
302}
303
b36d61d4 304static int wm8731_hw_params(struct snd_pcm_substream *substream,
dee89c4d
MB
305 struct snd_pcm_hw_params *params,
306 struct snd_soc_dai *dai)
40e0aa64 307{
f0fba2ad 308 struct snd_soc_codec *codec = dai->codec;
b2c812e2 309 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
17a52fd6 310 u16 iface = snd_soc_read(codec, WM8731_IFACE) & 0xfff3;
b36d61d4
FM
311 int i = get_coeff(wm8731->sysclk, params_rate(params));
312 u16 srate = (coeff_div[i].sr << 2) |
313 (coeff_div[i].bosr << 1) | coeff_div[i].usb;
40e0aa64 314
dd31b310
MB
315 wm8731->playback_fs = params_rate(params);
316
17a52fd6 317 snd_soc_write(codec, WM8731_SRATE, srate);
b36d61d4
FM
318
319 /* bit size */
320 switch (params_format(params)) {
321 case SNDRV_PCM_FORMAT_S16_LE:
322 break;
323 case SNDRV_PCM_FORMAT_S20_3LE:
324 iface |= 0x0004;
325 break;
326 case SNDRV_PCM_FORMAT_S24_LE:
327 iface |= 0x0008;
328 break;
329 }
40e0aa64 330
dd31b310
MB
331 wm8731_set_deemph(codec);
332
17a52fd6 333 snd_soc_write(codec, WM8731_IFACE, iface);
b36d61d4 334 return 0;
40e0aa64
RP
335}
336
e550e17f 337static int wm8731_mute(struct snd_soc_dai *dai, int mute)
b36d61d4
FM
338{
339 struct snd_soc_codec *codec = dai->codec;
17a52fd6 340 u16 mute_reg = snd_soc_read(codec, WM8731_APDIGI) & 0xfff7;
b36d61d4
FM
341
342 if (mute)
17a52fd6 343 snd_soc_write(codec, WM8731_APDIGI, mute_reg | 0x8);
b36d61d4 344 else
17a52fd6 345 snd_soc_write(codec, WM8731_APDIGI, mute_reg);
b36d61d4
FM
346 return 0;
347}
348
e550e17f 349static int wm8731_set_dai_sysclk(struct snd_soc_dai *codec_dai,
b36d61d4
FM
350 int clk_id, unsigned int freq, int dir)
351{
352 struct snd_soc_codec *codec = codec_dai->codec;
b2c812e2 353 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
b36d61d4 354
9745e824
MB
355 switch (clk_id) {
356 case WM8731_SYSCLK_XTAL:
357 case WM8731_SYSCLK_MCLK:
358 wm8731->sysclk_type = clk_id;
359 break;
360 default:
361 return -EINVAL;
362 }
363
b36d61d4
FM
364 switch (freq) {
365 case 11289600:
366 case 12000000:
367 case 12288000:
368 case 16934400:
369 case 18432000:
370 wm8731->sysclk = freq;
9745e824
MB
371 break;
372 default:
373 return -EINVAL;
b36d61d4 374 }
9745e824 375
ce6120cc 376 snd_soc_dapm_sync(&codec->dapm);
9745e824
MB
377
378 return 0;
b36d61d4
FM
379}
380
381
e550e17f 382static int wm8731_set_dai_fmt(struct snd_soc_dai *codec_dai,
b36d61d4
FM
383 unsigned int fmt)
384{
385 struct snd_soc_codec *codec = codec_dai->codec;
386 u16 iface = 0;
40e0aa64
RP
387
388 /* set master/slave audio interface */
b36d61d4 389 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
40e0aa64
RP
390 case SND_SOC_DAIFMT_CBM_CFM:
391 iface |= 0x0040;
392 break;
393 case SND_SOC_DAIFMT_CBS_CFS:
394 break;
b36d61d4
FM
395 default:
396 return -EINVAL;
40e0aa64 397 }
40e0aa64
RP
398
399 /* interface format */
b36d61d4 400 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
40e0aa64
RP
401 case SND_SOC_DAIFMT_I2S:
402 iface |= 0x0002;
403 break;
404 case SND_SOC_DAIFMT_RIGHT_J:
405 break;
406 case SND_SOC_DAIFMT_LEFT_J:
407 iface |= 0x0001;
408 break;
409 case SND_SOC_DAIFMT_DSP_A:
1687164f 410 iface |= 0x0013;
40e0aa64
RP
411 break;
412 case SND_SOC_DAIFMT_DSP_B:
1687164f 413 iface |= 0x0003;
40e0aa64 414 break;
b36d61d4
FM
415 default:
416 return -EINVAL;
40e0aa64
RP
417 }
418
419 /* clock inversion */
b36d61d4 420 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
40e0aa64
RP
421 case SND_SOC_DAIFMT_NB_NF:
422 break;
423 case SND_SOC_DAIFMT_IB_IF:
424 iface |= 0x0090;
425 break;
426 case SND_SOC_DAIFMT_IB_NF:
427 iface |= 0x0080;
428 break;
429 case SND_SOC_DAIFMT_NB_IF:
430 iface |= 0x0010;
431 break;
b36d61d4
FM
432 default:
433 return -EINVAL;
40e0aa64
RP
434 }
435
436 /* set iface */
17a52fd6 437 snd_soc_write(codec, WM8731_IFACE, iface);
40e0aa64
RP
438 return 0;
439}
440
0be9898a
MB
441static int wm8731_set_bias_level(struct snd_soc_codec *codec,
442 enum snd_soc_bias_level level)
40e0aa64 443{
06ae9988 444 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
9bf311fe 445 int ret;
22d22ee5 446 u16 reg;
40e0aa64 447
0be9898a
MB
448 switch (level) {
449 case SND_SOC_BIAS_ON:
40e0aa64 450 break;
0be9898a 451 case SND_SOC_BIAS_PREPARE:
40e0aa64 452 break;
0be9898a 453 case SND_SOC_BIAS_STANDBY:
ce6120cc 454 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
06ae9988
MB
455 ret = regulator_bulk_enable(ARRAY_SIZE(wm8731->supplies),
456 wm8731->supplies);
457 if (ret != 0)
458 return ret;
459
05d448e2 460 regcache_sync(wm8731->regmap);
06ae9988
MB
461 }
462
22d22ee5 463 /* Clear PWROFF, gate CLKOUT, everything else as-is */
17a52fd6
MB
464 reg = snd_soc_read(codec, WM8731_PWR) & 0xff7f;
465 snd_soc_write(codec, WM8731_PWR, reg | 0x0040);
40e0aa64 466 break;
0be9898a 467 case SND_SOC_BIAS_OFF:
17a52fd6 468 snd_soc_write(codec, WM8731_PWR, 0xffff);
06ae9988
MB
469 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies),
470 wm8731->supplies);
05d448e2 471 regcache_mark_dirty(wm8731->regmap);
40e0aa64
RP
472 break;
473 }
ce6120cc 474 codec->dapm.bias_level = level;
40e0aa64
RP
475 return 0;
476}
477
e135443e 478#define WM8731_RATES SNDRV_PCM_RATE_8000_96000
b36d61d4
FM
479
480#define WM8731_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
481 SNDRV_PCM_FMTBIT_S24_LE)
482
85e7652d 483static const struct snd_soc_dai_ops wm8731_dai_ops = {
6335d055 484 .hw_params = wm8731_hw_params,
6335d055
EM
485 .digital_mute = wm8731_mute,
486 .set_sysclk = wm8731_set_dai_sysclk,
487 .set_fmt = wm8731_set_dai_fmt,
488};
489
f0fba2ad
LG
490static struct snd_soc_dai_driver wm8731_dai = {
491 .name = "wm8731-hifi",
40e0aa64
RP
492 .playback = {
493 .stream_name = "Playback",
494 .channels_min = 1,
495 .channels_max = 2,
b36d61d4
FM
496 .rates = WM8731_RATES,
497 .formats = WM8731_FORMATS,},
40e0aa64
RP
498 .capture = {
499 .stream_name = "Capture",
500 .channels_min = 1,
501 .channels_max = 2,
b36d61d4
FM
502 .rates = WM8731_RATES,
503 .formats = WM8731_FORMATS,},
6335d055 504 .ops = &wm8731_dai_ops,
4934482d 505 .symmetric_rates = 1,
40e0aa64 506};
40e0aa64 507
b3b50b3f 508#ifdef CONFIG_PM
84b315ee 509static int wm8731_suspend(struct snd_soc_codec *codec)
40e0aa64 510{
0be9898a 511 wm8731_set_bias_level(codec, SND_SOC_BIAS_OFF);
06ae9988 512
40e0aa64
RP
513 return 0;
514}
515
f0fba2ad 516static int wm8731_resume(struct snd_soc_codec *codec)
40e0aa64 517{
0be9898a 518 wm8731_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
7dea7c01 519
40e0aa64
RP
520 return 0;
521}
b3b50b3f
MB
522#else
523#define wm8731_suspend NULL
524#define wm8731_resume NULL
525#endif
40e0aa64 526
f0fba2ad 527static int wm8731_probe(struct snd_soc_codec *codec)
40e0aa64 528{
f0fba2ad
LG
529 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
530 int ret = 0, i;
5998102b 531
05d448e2
MB
532 codec->control_data = wm8731->regmap;
533 ret = snd_soc_codec_set_cache_io(codec, 7, 9, SND_SOC_REGMAP);
17a52fd6
MB
534 if (ret < 0) {
535 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
f0fba2ad 536 return ret;
17a52fd6
MB
537 }
538
7dea7c01
MB
539 for (i = 0; i < ARRAY_SIZE(wm8731->supplies); i++)
540 wm8731->supplies[i].supply = wm8731_supply_names[i];
541
542 ret = regulator_bulk_get(codec->dev, ARRAY_SIZE(wm8731->supplies),
543 wm8731->supplies);
544 if (ret != 0) {
545 dev_err(codec->dev, "Failed to request supplies: %d\n", ret);
f0fba2ad 546 return ret;
7dea7c01
MB
547 }
548
549 ret = regulator_bulk_enable(ARRAY_SIZE(wm8731->supplies),
550 wm8731->supplies);
551 if (ret != 0) {
552 dev_err(codec->dev, "Failed to enable supplies: %d\n", ret);
553 goto err_regulator_get;
554 }
555
519cf2df
MB
556 ret = wm8731_reset(codec);
557 if (ret < 0) {
fe5422fc 558 dev_err(codec->dev, "Failed to issue reset: %d\n", ret);
7dea7c01 559 goto err_regulator_enable;
519cf2df
MB
560 }
561
5998102b
MB
562 wm8731_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
563
564 /* Latch the update bits */
17a52fd6
MB
565 snd_soc_update_bits(codec, WM8731_LOUT1V, 0x100, 0);
566 snd_soc_update_bits(codec, WM8731_ROUT1V, 0x100, 0);
567 snd_soc_update_bits(codec, WM8731_LINVOL, 0x100, 0);
568 snd_soc_update_bits(codec, WM8731_RINVOL, 0x100, 0);
5998102b 569
ce3bdaa8 570 /* Disable bypass path by default */
2062ea52 571 snd_soc_update_bits(codec, WM8731_APANA, 0x8, 0);
ce3bdaa8 572
06ae9988
MB
573 /* Regulators will have been enabled by bias management */
574 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
575
a8035c8f 576 return 0;
fe5422fc 577
7dea7c01
MB
578err_regulator_enable:
579 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
580err_regulator_get:
581 regulator_bulk_free(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
f0fba2ad 582
fe5422fc 583 return ret;
a8035c8f
MB
584}
585
f0fba2ad
LG
586/* power down chip */
587static int wm8731_remove(struct snd_soc_codec *codec)
5998102b 588{
f0fba2ad
LG
589 struct wm8731_priv *wm8731 = snd_soc_codec_get_drvdata(codec);
590
591 wm8731_set_bias_level(codec, SND_SOC_BIAS_OFF);
592
593 regulator_bulk_disable(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
7dea7c01 594 regulator_bulk_free(ARRAY_SIZE(wm8731->supplies), wm8731->supplies);
f0fba2ad
LG
595
596 return 0;
5998102b 597}
a8035c8f 598
f0fba2ad
LG
599static struct snd_soc_codec_driver soc_codec_dev_wm8731 = {
600 .probe = wm8731_probe,
601 .remove = wm8731_remove,
602 .suspend = wm8731_suspend,
603 .resume = wm8731_resume,
604 .set_bias_level = wm8731_set_bias_level,
5e251aec
MB
605 .dapm_widgets = wm8731_dapm_widgets,
606 .num_dapm_widgets = ARRAY_SIZE(wm8731_dapm_widgets),
607 .dapm_routes = wm8731_intercon,
608 .num_dapm_routes = ARRAY_SIZE(wm8731_intercon),
cb555318
MB
609 .controls = wm8731_snd_controls,
610 .num_controls = ARRAY_SIZE(wm8731_snd_controls),
f0fba2ad
LG
611};
612
a7f96e4d
MB
613static const struct of_device_id wm8731_of_match[] = {
614 { .compatible = "wlf,wm8731", },
615 { }
616};
617
618MODULE_DEVICE_TABLE(of, wm8731_of_match);
619
05d448e2
MB
620static const struct regmap_config wm8731_regmap = {
621 .reg_bits = 7,
622 .val_bits = 9,
623
624 .max_register = WM8731_RESET,
625 .volatile_reg = wm8731_volatile,
626 .writeable_reg = wm8731_writeable,
627
628 .cache_type = REGCACHE_RBTREE,
629 .reg_defaults = wm8731_reg_defaults,
630 .num_reg_defaults = ARRAY_SIZE(wm8731_reg_defaults),
631};
632
5998102b 633#if defined(CONFIG_SPI_MASTER)
7a79e94e 634static int wm8731_spi_probe(struct spi_device *spi)
5998102b 635{
5998102b 636 struct wm8731_priv *wm8731;
f0fba2ad 637 int ret;
5998102b 638
f1992dde
MB
639 wm8731 = devm_kzalloc(&spi->dev, sizeof(struct wm8731_priv),
640 GFP_KERNEL);
5998102b
MB
641 if (wm8731 == NULL)
642 return -ENOMEM;
643
f1992dde 644 wm8731->regmap = devm_regmap_init_spi(spi, &wm8731_regmap);
05d448e2
MB
645 if (IS_ERR(wm8731->regmap)) {
646 ret = PTR_ERR(wm8731->regmap);
647 dev_err(&spi->dev, "Failed to allocate register map: %d\n",
648 ret);
f1992dde 649 return ret;
05d448e2
MB
650 }
651
f0fba2ad 652 spi_set_drvdata(spi, wm8731);
93b760b7 653
f0fba2ad
LG
654 ret = snd_soc_register_codec(&spi->dev,
655 &soc_codec_dev_wm8731, &wm8731_dai, 1);
05d448e2
MB
656 if (ret != 0) {
657 dev_err(&spi->dev, "Failed to register CODEC: %d\n", ret);
f1992dde 658 return ret;
05d448e2
MB
659 }
660
661 return 0;
5998102b
MB
662}
663
7a79e94e 664static int wm8731_spi_remove(struct spi_device *spi)
5998102b 665{
f0fba2ad 666 snd_soc_unregister_codec(&spi->dev);
5998102b
MB
667 return 0;
668}
669
670static struct spi_driver wm8731_spi_driver = {
671 .driver = {
99b59f3c 672 .name = "wm8731",
5998102b 673 .owner = THIS_MODULE,
a7f96e4d 674 .of_match_table = wm8731_of_match,
5998102b
MB
675 },
676 .probe = wm8731_spi_probe,
7a79e94e 677 .remove = wm8731_spi_remove,
5998102b 678};
a8035c8f
MB
679#endif /* CONFIG_SPI_MASTER */
680
681#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
7a79e94e
BP
682static int wm8731_i2c_probe(struct i2c_client *i2c,
683 const struct i2c_device_id *id)
a8035c8f 684{
5998102b 685 struct wm8731_priv *wm8731;
f0fba2ad 686 int ret;
a8035c8f 687
f1992dde
MB
688 wm8731 = devm_kzalloc(&i2c->dev, sizeof(struct wm8731_priv),
689 GFP_KERNEL);
5998102b
MB
690 if (wm8731 == NULL)
691 return -ENOMEM;
692
f1992dde 693 wm8731->regmap = devm_regmap_init_i2c(i2c, &wm8731_regmap);
05d448e2
MB
694 if (IS_ERR(wm8731->regmap)) {
695 ret = PTR_ERR(wm8731->regmap);
696 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
697 ret);
f1992dde 698 return ret;
05d448e2
MB
699 }
700
5998102b 701 i2c_set_clientdata(i2c, wm8731);
a8035c8f 702
05d448e2 703 ret = snd_soc_register_codec(&i2c->dev,
f0fba2ad 704 &soc_codec_dev_wm8731, &wm8731_dai, 1);
05d448e2
MB
705 if (ret != 0) {
706 dev_err(&i2c->dev, "Failed to register CODEC: %d\n", ret);
f1992dde 707 return ret;
05d448e2
MB
708 }
709
710 return 0;
a8035c8f
MB
711}
712
7a79e94e 713static int wm8731_i2c_remove(struct i2c_client *client)
a8035c8f 714{
f0fba2ad 715 snd_soc_unregister_codec(&client->dev);
a8035c8f
MB
716 return 0;
717}
718
719static const struct i2c_device_id wm8731_i2c_id[] = {
720 { "wm8731", 0 },
721 { }
722};
723MODULE_DEVICE_TABLE(i2c, wm8731_i2c_id);
724
725static struct i2c_driver wm8731_i2c_driver = {
726 .driver = {
99b59f3c 727 .name = "wm8731",
a8035c8f 728 .owner = THIS_MODULE,
a7f96e4d 729 .of_match_table = wm8731_of_match,
a8035c8f
MB
730 },
731 .probe = wm8731_i2c_probe,
7a79e94e 732 .remove = wm8731_i2c_remove,
a8035c8f
MB
733 .id_table = wm8731_i2c_id,
734};
735#endif
736
c9b3a40f 737static int __init wm8731_modinit(void)
64089b84 738{
f0fba2ad 739 int ret = 0;
5998102b
MB
740#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
741 ret = i2c_add_driver(&wm8731_i2c_driver);
742 if (ret != 0) {
743 printk(KERN_ERR "Failed to register WM8731 I2C driver: %d\n",
744 ret);
745 }
746#endif
747#if defined(CONFIG_SPI_MASTER)
748 ret = spi_register_driver(&wm8731_spi_driver);
749 if (ret != 0) {
750 printk(KERN_ERR "Failed to register WM8731 SPI driver: %d\n",
751 ret);
752 }
753#endif
f0fba2ad 754 return ret;
64089b84
MB
755}
756module_init(wm8731_modinit);
757
758static void __exit wm8731_exit(void)
759{
5998102b
MB
760#if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
761 i2c_del_driver(&wm8731_i2c_driver);
762#endif
763#if defined(CONFIG_SPI_MASTER)
764 spi_unregister_driver(&wm8731_spi_driver);
765#endif
64089b84
MB
766}
767module_exit(wm8731_exit);
768
40e0aa64
RP
769MODULE_DESCRIPTION("ASoC WM8731 driver");
770MODULE_AUTHOR("Richard Purdie");
771MODULE_LICENSE("GPL");