drivers: power: report battery voltage in AOSP compatible format
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / iommu / omap-iopgtable.h
CommitLineData
a9dcad5e
HD
1/*
2 * omap iommu: pagetable definitions
3 *
97ec7d58 4 * Copyright (C) 2008-2010 Nokia Corporation
a9dcad5e
HD
5 *
6 * Written by Hiroshi DOYU <Hiroshi.DOYU@nokia.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
97ec7d58
HD
13/*
14 * "L2 table" address mask and size definitions.
15 */
a9dcad5e 16#define IOPGD_SHIFT 20
97ec7d58 17#define IOPGD_SIZE (1UL << IOPGD_SHIFT)
a9dcad5e 18#define IOPGD_MASK (~(IOPGD_SIZE - 1))
a9dcad5e 19
97ec7d58
HD
20/*
21 * "section" address mask and size definitions.
22 */
23#define IOSECTION_SHIFT 20
24#define IOSECTION_SIZE (1UL << IOSECTION_SHIFT)
25#define IOSECTION_MASK (~(IOSECTION_SIZE - 1))
26
27/*
28 * "supersection" address mask and size definitions.
29 */
30#define IOSUPER_SHIFT 24
31#define IOSUPER_SIZE (1UL << IOSUPER_SHIFT)
a9dcad5e
HD
32#define IOSUPER_MASK (~(IOSUPER_SIZE - 1))
33
97ec7d58
HD
34#define PTRS_PER_IOPGD (1UL << (32 - IOPGD_SHIFT))
35#define IOPGD_TABLE_SIZE (PTRS_PER_IOPGD * sizeof(u32))
36
37/*
38 * "small page" address mask and size definitions.
39 */
a9dcad5e 40#define IOPTE_SHIFT 12
97ec7d58 41#define IOPTE_SIZE (1UL << IOPTE_SHIFT)
a9dcad5e 42#define IOPTE_MASK (~(IOPTE_SIZE - 1))
a9dcad5e 43
97ec7d58
HD
44/*
45 * "large page" address mask and size definitions.
46 */
47#define IOLARGE_SHIFT 16
48#define IOLARGE_SIZE (1UL << IOLARGE_SHIFT)
a9dcad5e
HD
49#define IOLARGE_MASK (~(IOLARGE_SIZE - 1))
50
97ec7d58
HD
51#define PTRS_PER_IOPTE (1UL << (IOPGD_SHIFT - IOPTE_SHIFT))
52#define IOPTE_TABLE_SIZE (PTRS_PER_IOPTE * sizeof(u32))
53
54#define IOPAGE_MASK IOPTE_MASK
55
f626b52d
OBC
56/**
57 * omap_iommu_translate() - va to pa translation
58 * @d: omap iommu descriptor
59 * @va: virtual address
60 * @mask: omap iommu descriptor mask
61 *
62 * va to pa translation
63 */
64static inline phys_addr_t omap_iommu_translate(u32 d, u32 va, u32 mask)
65{
66 return (d & mask) | (va & (~mask));
67}
68
97ec7d58
HD
69/*
70 * some descriptor attributes.
71 */
a9dcad5e
HD
72#define IOPGD_TABLE (1 << 0)
73#define IOPGD_SECTION (2 << 0)
74#define IOPGD_SUPER (1 << 18 | 2 << 0)
75
a1a54456 76#define iopgd_is_table(x) (((x) & 3) == IOPGD_TABLE)
f626b52d
OBC
77#define iopgd_is_section(x) (((x) & (1 << 18 | 3)) == IOPGD_SECTION)
78#define iopgd_is_super(x) (((x) & (1 << 18 | 3)) == IOPGD_SUPER)
a1a54456 79
a9dcad5e
HD
80#define IOPTE_SMALL (2 << 0)
81#define IOPTE_LARGE (1 << 0)
82
f626b52d
OBC
83#define iopte_is_small(x) (((x) & 2) == IOPTE_SMALL)
84#define iopte_is_large(x) (((x) & 3) == IOPTE_LARGE)
85
97ec7d58 86/* to find an entry in a page-table-directory */
a9dcad5e
HD
87#define iopgd_index(da) (((da) >> IOPGD_SHIFT) & (PTRS_PER_IOPGD - 1))
88#define iopgd_offset(obj, da) ((obj)->iopgd + iopgd_index(da))
89
12493359
HD
90#define iopgd_page_paddr(iopgd) (*iopgd & ~((1 << 10) - 1))
91#define iopgd_page_vaddr(iopgd) ((u32 *)phys_to_virt(iopgd_page_paddr(iopgd)))
a9dcad5e 92
97ec7d58 93/* to find an entry in the second-level page table. */
a9dcad5e 94#define iopte_index(da) (((da) >> IOPTE_SHIFT) & (PTRS_PER_IOPTE - 1))
12493359 95#define iopte_offset(iopgd, da) (iopgd_page_vaddr(iopgd) + iopte_index(da))
a9dcad5e 96
a9dcad5e 97#define to_iommu(dev) \
6c32df43 98 (struct omap_iommu *)platform_get_drvdata(to_platform_device(dev))