Merge tag 'v3.10.76' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / ide / it8213.c
CommitLineData
67881826
BZ
1/*
2 * ITE 8213 IDE driver
3 *
4 * Copyright (C) 2006 Jack Lee
5 * Copyright (C) 2006 Alan Cox
6 * Copyright (C) 2007 Bartlomiej Zolnierkiewicz
7 */
8
9c6712c0
JL
9#include <linux/kernel.h>
10#include <linux/types.h>
11#include <linux/module.h>
12#include <linux/pci.h>
9c6712c0
JL
13#include <linux/ide.h>
14#include <linux/init.h>
15
ced3ec8a
BZ
16#define DRV_NAME "it8213"
17
88b2b32b
BZ
18/**
19 * it8213_set_pio_mode - set host controller for PIO mode
e085b3ca 20 * @hwif: port
88b2b32b 21 * @drive: drive
9c6712c0 22 *
67881826 23 * Set the interface PIO mode.
9c6712c0
JL
24 */
25
e085b3ca 26static void it8213_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
9c6712c0 27{
36501650 28 struct pci_dev *dev = to_pci_dev(hwif->dev);
67881826 29 int is_slave = drive->dn & 1;
9c6712c0
JL
30 int master_port = 0x40;
31 int slave_port = 0x44;
32 unsigned long flags;
33 u16 master_data;
34 u8 slave_data;
67881826
BZ
35 static DEFINE_SPINLOCK(tune_lock);
36 int control = 0;
e085b3ca 37 const u8 pio = drive->pio_mode - XFER_PIO_0;
9c6712c0 38
a2826190 39 static const u8 timings[][2] = {
67881826
BZ
40 { 0, 0 },
41 { 0, 0 },
42 { 1, 0 },
43 { 2, 1 },
44 { 2, 3 }, };
9c6712c0 45
9c6712c0
JL
46 spin_lock_irqsave(&tune_lock, flags);
47 pci_read_config_word(dev, master_port, &master_data);
67881826
BZ
48
49 if (pio > 1)
50 control |= 1; /* Programmable timing on */
51 if (drive->media != ide_disk)
52 control |= 4; /* ATAPI */
c9ef59ff 53 if (ide_pio_need_iordy(drive, pio))
67881826 54 control |= 2; /* IORDY */
9c6712c0 55 if (is_slave) {
67881826
BZ
56 master_data |= 0x4000;
57 master_data &= ~0x0070;
9c6712c0 58 if (pio > 1)
67881826 59 master_data = master_data | (control << 4);
9c6712c0
JL
60 pci_read_config_byte(dev, slave_port, &slave_data);
61 slave_data = slave_data & 0xf0;
67881826 62 slave_data = slave_data | (timings[pio][0] << 2) | timings[pio][1];
9c6712c0 63 } else {
67881826 64 master_data &= ~0x3307;
9c6712c0 65 if (pio > 1)
67881826 66 master_data = master_data | control;
9c6712c0
JL
67 master_data = master_data | (timings[pio][0] << 12) | (timings[pio][1] << 8);
68 }
69 pci_write_config_word(dev, master_port, master_data);
70 if (is_slave)
71 pci_write_config_byte(dev, slave_port, slave_data);
72 spin_unlock_irqrestore(&tune_lock, flags);
73}
74
9c6712c0 75/**
88b2b32b 76 * it8213_set_dma_mode - set host controller for DMA mode
8776168c 77 * @hwif: port
88b2b32b 78 * @drive: drive
9c6712c0 79 *
88b2b32b 80 * Tune the ITE chipset for the DMA mode.
9c6712c0
JL
81 */
82
8776168c 83static void it8213_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive)
9c6712c0 84{
36501650 85 struct pci_dev *dev = to_pci_dev(hwif->dev);
9c6712c0 86 u8 maslave = 0x40;
9c6712c0
JL
87 int a_speed = 3 << (drive->dn * 4);
88 int u_flag = 1 << drive->dn;
89 int v_flag = 0x01 << drive->dn;
90 int w_flag = 0x10 << drive->dn;
91 int u_speed = 0;
92 u16 reg4042, reg4a;
1c54a93d 93 u8 reg48, reg54, reg55;
8776168c 94 const u8 speed = drive->dma_mode;
9c6712c0
JL
95
96 pci_read_config_word(dev, maslave, &reg4042);
97 pci_read_config_byte(dev, 0x48, &reg48);
98 pci_read_config_word(dev, 0x4a, &reg4a);
99 pci_read_config_byte(dev, 0x54, &reg54);
100 pci_read_config_byte(dev, 0x55, &reg55);
101
67881826 102 if (speed >= XFER_UDMA_0) {
4db90a14
BZ
103 u8 udma = speed - XFER_UDMA_0;
104
105 u_speed = min_t(u8, 2 - (udma & 1), udma) << (drive->dn * 4);
106
9c6712c0
JL
107 if (!(reg48 & u_flag))
108 pci_write_config_byte(dev, 0x48, reg48 | u_flag);
a2826190 109 if (speed >= XFER_UDMA_5)
9c6712c0 110 pci_write_config_byte(dev, 0x55, (u8) reg55|w_flag);
a2826190 111 else
9c6712c0 112 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
9c6712c0
JL
113
114 if ((reg4a & a_speed) != u_speed)
115 pci_write_config_word(dev, 0x4a, (reg4a & ~a_speed) | u_speed);
67881826 116 if (speed > XFER_UDMA_2) {
9c6712c0
JL
117 if (!(reg54 & v_flag))
118 pci_write_config_byte(dev, 0x54, reg54 | v_flag);
119 } else
120 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
67881826 121 } else {
8c91abf8
BZ
122 const u8 mwdma_to_pio[] = { 0, 3, 4 };
123
9c6712c0
JL
124 if (reg48 & u_flag)
125 pci_write_config_byte(dev, 0x48, reg48 & ~u_flag);
126 if (reg4a & a_speed)
127 pci_write_config_word(dev, 0x4a, reg4a & ~a_speed);
128 if (reg54 & v_flag)
129 pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
130 if (reg55 & w_flag)
131 pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
8c91abf8
BZ
132
133 if (speed >= XFER_MW_DMA_0)
e085b3ca
BZ
134 drive->pio_mode =
135 mwdma_to_pio[speed - XFER_MW_DMA_0] + XFER_PIO_0;
8c91abf8 136 else
e085b3ca 137 drive->pio_mode = XFER_PIO_2; /* for SWDMA2 */
68aaf815 138
e085b3ca 139 it8213_set_pio_mode(hwif, drive);
1c54a93d 140 }
67881826 141}
9c6712c0 142
f454cbe8 143static u8 it8213_cable_detect(ide_hwif_t *hwif)
bfa14b42
BZ
144{
145 struct pci_dev *dev = to_pci_dev(hwif->dev);
146 u8 reg42h = 0;
147
148 pci_read_config_byte(dev, 0x42, &reg42h);
149
150 return (reg42h & 0x02) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
151}
152
ac95beed
BZ
153static const struct ide_port_ops it8213_port_ops = {
154 .set_pio_mode = it8213_set_pio_mode,
155 .set_dma_mode = it8213_set_dma_mode,
156 .cable_detect = it8213_cable_detect,
157};
9c6712c0 158
fe31edc8 159static const struct ide_port_info it8213_chipset = {
ced3ec8a 160 .name = DRV_NAME,
29f1ca92
BZ
161 .enablebits = { {0x41, 0x80, 0x80} },
162 .port_ops = &it8213_port_ops,
163 .host_flags = IDE_HFLAG_SINGLE,
164 .pio_mask = ATA_PIO4,
165 .swdma_mask = ATA_SWDMA2_ONLY,
166 .mwdma_mask = ATA_MWDMA12_ONLY,
167 .udma_mask = ATA_UDMA6,
9c6712c0
JL
168};
169
9c6712c0
JL
170/**
171 * it8213_init_one - pci layer discovery entry
172 * @dev: PCI device
173 * @id: ident table entry
174 *
175 * Called by the PCI code when it finds an ITE8213 controller. As
176 * this device follows the standard interfaces we can use the
177 * standard helper functions to do almost all the work for us.
178 */
179
fe31edc8 180static int it8213_init_one(struct pci_dev *dev, const struct pci_device_id *id)
9c6712c0 181{
29f1ca92 182 return ide_pci_init_one(dev, &it8213_chipset, NULL);
9c6712c0
JL
183}
184
9cbcc5e3
BZ
185static const struct pci_device_id it8213_pci_tbl[] = {
186 { PCI_VDEVICE(ITE, PCI_DEVICE_ID_ITE_8213), 0 },
9c6712c0
JL
187 { 0, },
188};
189
190MODULE_DEVICE_TABLE(pci, it8213_pci_tbl);
191
a9ab09e2 192static struct pci_driver it8213_pci_driver = {
9c6712c0
JL
193 .name = "ITE8213_IDE",
194 .id_table = it8213_pci_tbl,
195 .probe = it8213_init_one,
5102f768 196 .remove = ide_pci_remove,
feb22b7f
BZ
197 .suspend = ide_pci_suspend,
198 .resume = ide_pci_resume,
9c6712c0
JL
199};
200
201static int __init it8213_ide_init(void)
202{
a9ab09e2 203 return ide_pci_register_driver(&it8213_pci_driver);
67881826 204}
9c6712c0 205
5102f768
BZ
206static void __exit it8213_ide_exit(void)
207{
a9ab09e2 208 pci_unregister_driver(&it8213_pci_driver);
5102f768
BZ
209}
210
9c6712c0 211module_init(it8213_ide_init);
5102f768 212module_exit(it8213_ide_exit);
9c6712c0 213
67881826 214MODULE_AUTHOR("Jack Lee, Alan Cox");
9c6712c0
JL
215MODULE_DESCRIPTION("PCI driver module for the ITE 8213");
216MODULE_LICENSE("GPL");