projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'fixes' of git://git.linaro.org/people/rmk/linux-arm
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / hwmon / f71882fg.c
CommitLineData
45fb3669
HG		 1/***************************************************************************
2 * Copyright (C) 2006 by Hans Edgington <hans@edgington.nl> *
44c4dc52 3 * Copyright (C) 2007-2011 Hans de Goede <hdegoede@redhat.com> *
45fb3669
HG		 4 * *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
9 * *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
14 * *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
20
22d3b412
JP		 21#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
22
45fb3669
HG		 23#include <linux/module.h>
24#include <linux/init.h>
25#include <linux/slab.h>
26#include <linux/jiffies.h>
27#include <linux/platform_device.h>
28#include <linux/hwmon.h>
29#include <linux/hwmon-sysfs.h>
30#include <linux/err.h>
31#include <linux/mutex.h>
77a4a3e2 32#include <linux/io.h>
b9acb64a 33#include <linux/acpi.h>
45fb3669
HG		 34
35#define DRVNAME "f71882fg"
36
09475d32 37#define SIO_F71858FG_LD_HWM 0x02 /* Hardware monitor logical device */
77a4a3e2 38#define SIO_F71882FG_LD_HWM 0x04 /* Hardware monitor logical device */
45fb3669 39#define SIO_UNLOCK_KEY 0x87 /* Key to enable Super-I/O */
14a4019d 40#define SIO_LOCK_KEY 0xAA /* Key to disable Super-I/O */
45fb3669
HG		 41
42#define SIO_REG_LDSEL 0x07 /* Logical device select */
43#define SIO_REG_DEVID 0x20 /* Device ID (2 bytes) */
44#define SIO_REG_DEVREV 0x22 /* Device revision */
45#define SIO_REG_MANID 0x23 /* Fintek ID (2 bytes) */
46#define SIO_REG_ENABLE 0x30 /* Logical device enable */
47#define SIO_REG_ADDR 0x60 /* Logical device address (2 bytes) */
48
49#define SIO_FINTEK_ID 0x1934 /* Manufacturers ID */
e5e713cb 50#define SIO_F71808E_ID 0x0901 /* Chipset ID */
629c58ba 51#define SIO_F71808A_ID 0x1001 /* Chipset ID */
09475d32 52#define SIO_F71858_ID 0x0507 /* Chipset ID */
498be968 53#define SIO_F71862_ID 0x0601 /* Chipset ID */
c11bb993 54#define SIO_F71869_ID 0x0814 /* Chipset ID */
5da556e3 55#define SIO_F71869A_ID 0x1007 /* Chipset ID */
45fb3669 56#define SIO_F71882_ID 0x0541 /* Chipset ID */
7669896f 57#define SIO_F71889_ID 0x0723 /* Chipset ID */
3cad4022 58#define SIO_F71889E_ID 0x0909 /* Chipset ID */
a66c1088 59#define SIO_F71889A_ID 0x1005 /* Chipset ID */
ed4f7c20 60#define SIO_F8000_ID 0x0581 /* Chipset ID */
383586b1 61#define SIO_F81865_ID 0x0704 /* Chipset ID */
45fb3669
HG		 62
63#define REGION_LENGTH 8
64#define ADDR_REG_OFFSET 5
65#define DATA_REG_OFFSET 6
66
3cad4022
HG		 67#define F71882FG_REG_IN_STATUS 0x12 /* f7188x only */
68#define F71882FG_REG_IN_BEEP 0x13 /* f7188x only */
45fb3669 69#define F71882FG_REG_IN(nr) (0x20 + (nr))
3cad4022 70#define F71882FG_REG_IN1_HIGH 0x32 /* f7188x only */
45fb3669
HG		 71
72#define F71882FG_REG_FAN(nr) (0xA0 + (16 * (nr)))
9ab796eb
MD		 73#define F71882FG_REG_FAN_TARGET(nr) (0xA2 + (16 * (nr)))
74#define F71882FG_REG_FAN_FULL_SPEED(nr) (0xA4 + (16 * (nr)))
45fb3669
HG		 75#define F71882FG_REG_FAN_STATUS 0x92
76#define F71882FG_REG_FAN_BEEP 0x93
77
7567a043
HG		 78#define F71882FG_REG_TEMP(nr) (0x70 + 2 * (nr))
79#define F71882FG_REG_TEMP_OVT(nr) (0x80 + 2 * (nr))
80#define F71882FG_REG_TEMP_HIGH(nr) (0x81 + 2 * (nr))
45fb3669
HG		 81#define F71882FG_REG_TEMP_STATUS 0x62
82#define F71882FG_REG_TEMP_BEEP 0x63
09475d32 83#define F71882FG_REG_TEMP_CONFIG 0x69
bc27490f 84#define F71882FG_REG_TEMP_HYST(nr) (0x6C + (nr))
45fb3669
HG		 85#define F71882FG_REG_TEMP_TYPE 0x6B
86#define F71882FG_REG_TEMP_DIODE_OPEN 0x6F
87
9ab796eb
MD		 88#define F71882FG_REG_PWM(nr) (0xA3 + (16 * (nr)))
89#define F71882FG_REG_PWM_TYPE 0x94
90#define F71882FG_REG_PWM_ENABLE 0x96
91
bc27490f 92#define F71882FG_REG_FAN_HYST(nr) (0x98 + (nr))
9ab796eb 93
98f7ba19
HG		 94#define F71882FG_REG_FAN_FAULT_T 0x9F
95#define F71882FG_FAN_NEG_TEMP_EN 0x20
3cad4022 96#define F71882FG_FAN_PROG_SEL 0x80
98f7ba19 97
9ab796eb
MD		 98#define F71882FG_REG_POINT_PWM(pwm, point) (0xAA + (point) + (16 * (pwm)))
99#define F71882FG_REG_POINT_TEMP(pwm, point) (0xA6 + (point) + (16 * (pwm)))
100#define F71882FG_REG_POINT_MAPPING(nr) (0xAF + 16 * (nr))
101
45fb3669
HG		 102#define F71882FG_REG_START 0x01
103
0bae6400
HG		 104#define F71882FG_MAX_INS 9
105
45fb3669
HG		 106#define FAN_MIN_DETECT 366 /* Lowest detectable fanspeed */
107
67b671bc
JD		 108static unsigned short force_id;
109module_param(force_id, ushort, 0);
110MODULE_PARM_DESC(force_id, "Override the detected device ID");
111
5da556e3
HG		 112enum chips { f71808e, f71808a, f71858fg, f71862fg, f71869, f71869a, f71882fg,
113 f71889fg, f71889ed, f71889a, f8000, f81865f };
498be968 114
1dc37089 115static const char *const f71882fg_names[] = {
e5e713cb 116 "f71808e",
629c58ba 117 "f71808a",
09475d32 118 "f71858fg",
498be968 119 "f71862fg",
c11bb993 120 "f71869", /* Both f71869f and f71869e, reg. compatible and same id */
5da556e3 121 "f71869a",
498be968 122 "f71882fg",
5d7f77bf 123 "f71889fg", /* f81801u too, same id */
3cad4022 124 "f71889ed",
a66c1088 125 "f71889a",
ed4f7c20 126 "f8000",
383586b1 127 "f81865f",
498be968
HG		 128};
129
2740c60c
JD		 130static const char f71882fg_has_in[][F71882FG_MAX_INS] = {
131 [f71808e] = { 1, 1, 1, 1, 1, 1, 0, 1, 1 },
629c58ba 132 [f71808a] = { 1, 1, 1, 1, 0, 0, 0, 1, 1 },
2740c60c
JD		 133 [f71858fg] = { 1, 1, 1, 0, 0, 0, 0, 0, 0 },
134 [f71862fg] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
135 [f71869] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
5da556e3 136 [f71869a] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
2740c60c
JD		 137 [f71882fg] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
138 [f71889fg] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
139 [f71889ed] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
a66c1088 140 [f71889a] = { 1, 1, 1, 1, 1, 1, 1, 1, 1 },
2740c60c 141 [f8000] = { 1, 1, 1, 0, 0, 0, 0, 0, 0 },
383586b1 142 [f81865f] = { 1, 1, 1, 1, 1, 1, 1, 0, 0 },
0bae6400
HG		 143};
144
2740c60c
JD		 145static const char f71882fg_has_in1_alarm[] = {
146 [f71808e] = 0,
629c58ba 147 [f71808a] = 0,
2740c60c
JD		 148 [f71858fg] = 0,
149 [f71862fg] = 0,
150 [f71869] = 0,
5da556e3 151 [f71869a] = 0,
2740c60c
JD		 152 [f71882fg] = 1,
153 [f71889fg] = 1,
154 [f71889ed] = 1,
a66c1088 155 [f71889a] = 1,
2740c60c 156 [f8000] = 0,
383586b1 157 [f81865f] = 1,
0bae6400
HG		 158};
159
4d53811a 160static const char f71882fg_fan_has_beep[] = {
2740c60c 161 [f71808e] = 0,
629c58ba 162 [f71808a] = 0,
2740c60c
JD		 163 [f71858fg] = 0,
164 [f71862fg] = 1,
165 [f71869] = 1,
5da556e3 166 [f71869a] = 1,
2740c60c
JD		 167 [f71882fg] = 1,
168 [f71889fg] = 1,
169 [f71889ed] = 1,
a66c1088 170 [f71889a] = 1,
2740c60c 171 [f8000] = 0,
383586b1 172 [f81865f] = 1,
78aa4f72
HG		 173};
174
f27def07
JD		 175static const char f71882fg_nr_fans[] = {
176 [f71808e] = 3,
629c58ba 177 [f71808a] = 2, /* +1 fan which is monitor + simple pwm only */
f27def07
JD		 178 [f71858fg] = 3,
179 [f71862fg] = 3,
180 [f71869] = 3,
5da556e3 181 [f71869a] = 3,
f27def07
JD		 182 [f71882fg] = 4,
183 [f71889fg] = 3,
184 [f71889ed] = 3,
a66c1088 185 [f71889a] = 3,
629c58ba 186 [f8000] = 3, /* +1 fan which is monitor only */
383586b1 187 [f81865f] = 2,
f27def07
JD		 188};
189
4d53811a
HG		 190static const char f71882fg_temp_has_beep[] = {
191 [f71808e] = 0,
629c58ba 192 [f71808a] = 1,
4d53811a
HG		 193 [f71858fg] = 0,
194 [f71862fg] = 1,
195 [f71869] = 1,
5da556e3 196 [f71869a] = 1,
4d53811a
HG		 197 [f71882fg] = 1,
198 [f71889fg] = 1,
199 [f71889ed] = 1,
200 [f71889a] = 1,
201 [f8000] = 0,
202 [f81865f] = 1,
203};
204
f27def07
JD		 205static const char f71882fg_nr_temps[] = {
206 [f71808e] = 2,
629c58ba 207 [f71808a] = 2,
f27def07
JD		 208 [f71858fg] = 3,
209 [f71862fg] = 3,
210 [f71869] = 3,
5da556e3 211 [f71869a] = 3,
f27def07
JD		 212 [f71882fg] = 3,
213 [f71889fg] = 3,
214 [f71889ed] = 3,
a66c1088 215 [f71889a] = 3,
f27def07 216 [f8000] = 3,
383586b1 217 [f81865f] = 2,
f27def07
JD		 218};
219
77a4a3e2 220static struct platform_device *f71882fg_pdev;
45fb3669
HG		 221
222/* Super-I/O Function prototypes */
223static inline int superio_inb(int base, int reg);
224static inline int superio_inw(int base, int reg);
cadb8657 225static inline int superio_enter(int base);
45fb3669
HG		 226static inline void superio_select(int base, int ld);
227static inline void superio_exit(int base);
228
498be968
HG		 229struct f71882fg_sio_data {
230 enum chips type;
231};
232
45fb3669
HG		 233struct f71882fg_data {
234 unsigned short addr;
498be968 235 enum chips type;
1beeffe4 236 struct device *hwmon_dev;
45fb3669
HG		 237
238 struct mutex update_lock;
09475d32 239 int temp_start; /* temp numbering start (0 or 1) */
45fb3669 240 char valid; /* !=0 if following fields are valid */
98f7ba19 241 char auto_point_temp_signed;
45fb3669
HG		 242 unsigned long last_updated; /* In jiffies */
243 unsigned long last_limits; /* In jiffies */
244
245 /* Register Values */
0bae6400 246 u8 in[F71882FG_MAX_INS];
45fb3669
HG		 247 u8 in1_max;
248 u8 in_status;
249 u8 in_beep;
250 u16 fan[4];
9ab796eb
MD		 251 u16 fan_target[4];
252 u16 fan_full_speed[4];
45fb3669
HG		 253 u8 fan_status;
254 u8 fan_beep;
20eaf724
GR		 255 /*
256 * Note: all models have max 3 temperature channels, but on some
257 * they are addressed as 0-2 and on others as 1-3, so for coding
258 * convenience we reserve space for 4 channels
259 */
09475d32 260 u16 temp[4];
7567a043
HG		 261 u8 temp_ovt[4];
262 u8 temp_high[4];
bc27490f 263 u8 temp_hyst[2]; /* 2 hysts stored per reg */
7567a043 264 u8 temp_type[4];
45fb3669
HG		 265 u8 temp_status;
266 u8 temp_beep;
267 u8 temp_diode_open;
09475d32 268 u8 temp_config;
9ab796eb
MD		 269 u8 pwm[4];
270 u8 pwm_enable;
271 u8 pwm_auto_point_hyst[2];
272 u8 pwm_auto_point_mapping[4];
273 u8 pwm_auto_point_pwm[4][5];
7669896f 274 s8 pwm_auto_point_temp[4][4];
45fb3669
HG		 275};
276
77a4a3e2 277/* Sysfs in */
45fb3669
HG		 278static ssize_t show_in(struct device *dev, struct device_attribute *devattr,
279 char *buf);
280static ssize_t show_in_max(struct device *dev, struct device_attribute
281 *devattr, char *buf);
282static ssize_t store_in_max(struct device *dev, struct device_attribute
283 *devattr, const char *buf, size_t count);
284static ssize_t show_in_beep(struct device *dev, struct device_attribute
285 *devattr, char *buf);
286static ssize_t store_in_beep(struct device *dev, struct device_attribute
287 *devattr, const char *buf, size_t count);
288static ssize_t show_in_alarm(struct device *dev, struct device_attribute
289 *devattr, char *buf);
290/* Sysfs Fan */
291static ssize_t show_fan(struct device *dev, struct device_attribute *devattr,
292 char *buf);
9ab796eb
MD		 293static ssize_t show_fan_full_speed(struct device *dev,
294 struct device_attribute *devattr, char *buf);
295static ssize_t store_fan_full_speed(struct device *dev,
296 struct device_attribute *devattr, const char *buf, size_t count);
45fb3669
HG		 297static ssize_t show_fan_beep(struct device *dev, struct device_attribute
298 *devattr, char *buf);
299static ssize_t store_fan_beep(struct device *dev, struct device_attribute
300 *devattr, const char *buf, size_t count);
301static ssize_t show_fan_alarm(struct device *dev, struct device_attribute
302 *devattr, char *buf);
303/* Sysfs Temp */
304static ssize_t show_temp(struct device *dev, struct device_attribute
305 *devattr, char *buf);
306static ssize_t show_temp_max(struct device *dev, struct device_attribute
307 *devattr, char *buf);
308static ssize_t store_temp_max(struct device *dev, struct device_attribute
309 *devattr, const char *buf, size_t count);
310static ssize_t show_temp_max_hyst(struct device *dev, struct device_attribute
311 *devattr, char *buf);
312static ssize_t store_temp_max_hyst(struct device *dev, struct device_attribute
313 *devattr, const char *buf, size_t count);
314static ssize_t show_temp_crit(struct device *dev, struct device_attribute
315 *devattr, char *buf);
316static ssize_t store_temp_crit(struct device *dev, struct device_attribute
317 *devattr, const char *buf, size_t count);
318static ssize_t show_temp_crit_hyst(struct device *dev, struct device_attribute
319 *devattr, char *buf);
320static ssize_t show_temp_type(struct device *dev, struct device_attribute
321 *devattr, char *buf);
322static ssize_t show_temp_beep(struct device *dev, struct device_attribute
323 *devattr, char *buf);
324static ssize_t store_temp_beep(struct device *dev, struct device_attribute
325 *devattr, const char *buf, size_t count);
326static ssize_t show_temp_alarm(struct device *dev, struct device_attribute
327 *devattr, char *buf);
328static ssize_t show_temp_fault(struct device *dev, struct device_attribute
329 *devattr, char *buf);
9ab796eb
MD		 330/* PWM and Auto point control */
331static ssize_t show_pwm(struct device *dev, struct device_attribute *devattr,
332 char *buf);
333static ssize_t store_pwm(struct device *dev, struct device_attribute *devattr,
334 const char *buf, size_t count);
629c58ba
HG		 335static ssize_t show_simple_pwm(struct device *dev,
336 struct device_attribute *devattr, char *buf);
337static ssize_t store_simple_pwm(struct device *dev,
338 struct device_attribute *devattr, const char *buf, size_t count);
9ab796eb
MD		 339static ssize_t show_pwm_enable(struct device *dev,
340 struct device_attribute *devattr, char *buf);
341static ssize_t store_pwm_enable(struct device *dev,
342 struct device_attribute *devattr, const char *buf, size_t count);
343static ssize_t show_pwm_interpolate(struct device *dev,
344 struct device_attribute *devattr, char *buf);
345static ssize_t store_pwm_interpolate(struct device *dev,
346 struct device_attribute *devattr, const char *buf, size_t count);
347static ssize_t show_pwm_auto_point_channel(struct device *dev,
348 struct device_attribute *devattr, char *buf);
349static ssize_t store_pwm_auto_point_channel(struct device *dev,
350 struct device_attribute *devattr, const char *buf, size_t count);
351static ssize_t show_pwm_auto_point_temp_hyst(struct device *dev,
352 struct device_attribute *devattr, char *buf);
353static ssize_t store_pwm_auto_point_temp_hyst(struct device *dev,
354 struct device_attribute *devattr, const char *buf, size_t count);
355static ssize_t show_pwm_auto_point_pwm(struct device *dev,
356 struct device_attribute *devattr, char *buf);
357static ssize_t store_pwm_auto_point_pwm(struct device *dev,
358 struct device_attribute *devattr, const char *buf, size_t count);
359static ssize_t show_pwm_auto_point_temp(struct device *dev,
360 struct device_attribute *devattr, char *buf);
361static ssize_t store_pwm_auto_point_temp(struct device *dev,
362 struct device_attribute *devattr, const char *buf, size_t count);
45fb3669
HG		 363/* Sysfs misc */
364static ssize_t show_name(struct device *dev, struct device_attribute *devattr,
365 char *buf);
366
6c931ae1 367static int f71882fg_probe(struct platform_device *pdev);
c13548c5 368static int f71882fg_remove(struct platform_device *pdev);
45fb3669
HG		 369
370static struct platform_driver f71882fg_driver = {
371 .driver = {
372 .owner = THIS_MODULE,
373 .name = DRVNAME,
374 },
375 .probe = f71882fg_probe,
cd659fd0 376 .remove = f71882fg_remove,
45fb3669
HG		 377};
378
c13548c5 379static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
45fb3669 380
20eaf724
GR		 381/*
382 * Temp attr for the f71858fg, the f71858fg is special as it has its
383 * temperature indexes start at 0 (the others start at 1)
384 */
0bae6400 385static struct sensor_device_attribute_2 f71858fg_temp_attr[] = {
09475d32
HG		 386 SENSOR_ATTR_2(temp1_input, S_IRUGO, show_temp, NULL, 0, 0),
387 SENSOR_ATTR_2(temp1_max, S_IRUGO|S_IWUSR, show_temp_max,
388 store_temp_max, 0, 0),
389 SENSOR_ATTR_2(temp1_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
390 store_temp_max_hyst, 0, 0),
391 SENSOR_ATTR_2(temp1_max_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 0),
392 SENSOR_ATTR_2(temp1_crit, S_IRUGO|S_IWUSR, show_temp_crit,
393 store_temp_crit, 0, 0),
394 SENSOR_ATTR_2(temp1_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
395 0, 0),
396 SENSOR_ATTR_2(temp1_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 4),
397 SENSOR_ATTR_2(temp1_fault, S_IRUGO, show_temp_fault, NULL, 0, 0),
398 SENSOR_ATTR_2(temp2_input, S_IRUGO, show_temp, NULL, 0, 1),
399 SENSOR_ATTR_2(temp2_max, S_IRUGO|S_IWUSR, show_temp_max,
400 store_temp_max, 0, 1),
401 SENSOR_ATTR_2(temp2_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
402 store_temp_max_hyst, 0, 1),
403 SENSOR_ATTR_2(temp2_max_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 1),
404 SENSOR_ATTR_2(temp2_crit, S_IRUGO|S_IWUSR, show_temp_crit,
405 store_temp_crit, 0, 1),
406 SENSOR_ATTR_2(temp2_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
407 0, 1),
408 SENSOR_ATTR_2(temp2_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 5),
09475d32
HG		 409 SENSOR_ATTR_2(temp2_fault, S_IRUGO, show_temp_fault, NULL, 0, 1),
410 SENSOR_ATTR_2(temp3_input, S_IRUGO, show_temp, NULL, 0, 2),
411 SENSOR_ATTR_2(temp3_max, S_IRUGO|S_IWUSR, show_temp_max,
412 store_temp_max, 0, 2),
413 SENSOR_ATTR_2(temp3_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
414 store_temp_max_hyst, 0, 2),
415 SENSOR_ATTR_2(temp3_max_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 2),
416 SENSOR_ATTR_2(temp3_crit, S_IRUGO|S_IWUSR, show_temp_crit,
417 store_temp_crit, 0, 2),
418 SENSOR_ATTR_2(temp3_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
419 0, 2),
420 SENSOR_ATTR_2(temp3_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 6),
421 SENSOR_ATTR_2(temp3_fault, S_IRUGO, show_temp_fault, NULL, 0, 2),
422};
423
0bae6400 424/* Temp attr for the standard models */
78aa4f72 425static struct sensor_device_attribute_2 fxxxx_temp_attr[3][9] = { {
7567a043 426 SENSOR_ATTR_2(temp1_input, S_IRUGO, show_temp, NULL, 0, 1),
bc37ae71 427 SENSOR_ATTR_2(temp1_max, S_IRUGO|S_IWUSR, show_temp_max,
7567a043 428 store_temp_max, 0, 1),
bc37ae71 429 SENSOR_ATTR_2(temp1_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
7567a043 430 store_temp_max_hyst, 0, 1),
20eaf724
GR		 431 /*
432 * Should really be temp1_max_alarm, but older versions did not handle
433 * the max and crit alarms separately and lm_sensors v2 depends on the
434 * presence of temp#_alarm files. The same goes for temp2/3 _alarm.
435 */
754a5907 436 SENSOR_ATTR_2(temp1_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 1),
bc37ae71 437 SENSOR_ATTR_2(temp1_crit, S_IRUGO|S_IWUSR, show_temp_crit,
7567a043 438 store_temp_crit, 0, 1),
bc37ae71 439 SENSOR_ATTR_2(temp1_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
7567a043 440 0, 1),
754a5907 441 SENSOR_ATTR_2(temp1_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 5),
7567a043 442 SENSOR_ATTR_2(temp1_type, S_IRUGO, show_temp_type, NULL, 0, 1),
7567a043 443 SENSOR_ATTR_2(temp1_fault, S_IRUGO, show_temp_fault, NULL, 0, 1),
60d2b378 444}, {
7567a043 445 SENSOR_ATTR_2(temp2_input, S_IRUGO, show_temp, NULL, 0, 2),
bc37ae71 446 SENSOR_ATTR_2(temp2_max, S_IRUGO|S_IWUSR, show_temp_max,
7567a043 447 store_temp_max, 0, 2),
bc37ae71 448 SENSOR_ATTR_2(temp2_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
7567a043 449 store_temp_max_hyst, 0, 2),
754a5907
HG		 450 /* Should be temp2_max_alarm, see temp1_alarm note */
451 SENSOR_ATTR_2(temp2_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 2),
bc37ae71 452 SENSOR_ATTR_2(temp2_crit, S_IRUGO|S_IWUSR, show_temp_crit,
7567a043 453 store_temp_crit, 0, 2),
bc37ae71 454 SENSOR_ATTR_2(temp2_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
7567a043 455 0, 2),
754a5907 456 SENSOR_ATTR_2(temp2_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 6),
7567a043 457 SENSOR_ATTR_2(temp2_type, S_IRUGO, show_temp_type, NULL, 0, 2),
7567a043 458 SENSOR_ATTR_2(temp2_fault, S_IRUGO, show_temp_fault, NULL, 0, 2),
60d2b378 459}, {
7567a043 460 SENSOR_ATTR_2(temp3_input, S_IRUGO, show_temp, NULL, 0, 3),
bc37ae71 461 SENSOR_ATTR_2(temp3_max, S_IRUGO|S_IWUSR, show_temp_max,
7567a043 462 store_temp_max, 0, 3),
bc37ae71 463 SENSOR_ATTR_2(temp3_max_hyst, S_IRUGO|S_IWUSR, show_temp_max_hyst,
7567a043 464 store_temp_max_hyst, 0, 3),
754a5907
HG		 465 /* Should be temp3_max_alarm, see temp1_alarm note */
466 SENSOR_ATTR_2(temp3_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 3),
bc37ae71 467 SENSOR_ATTR_2(temp3_crit, S_IRUGO|S_IWUSR, show_temp_crit,
7567a043 468 store_temp_crit, 0, 3),
bc37ae71 469 SENSOR_ATTR_2(temp3_crit_hyst, S_IRUGO, show_temp_crit_hyst, NULL,
7567a043 470 0, 3),
754a5907 471 SENSOR_ATTR_2(temp3_crit_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 7),
7567a043 472 SENSOR_ATTR_2(temp3_type, S_IRUGO, show_temp_type, NULL, 0, 3),
7567a043 473 SENSOR_ATTR_2(temp3_fault, S_IRUGO, show_temp_fault, NULL, 0, 3),
60d2b378 474} };
45fb3669 475
78aa4f72
HG		 476/* Temp attr for models which can beep on temp alarm */
477static struct sensor_device_attribute_2 fxxxx_temp_beep_attr[3][2] = { {
478 SENSOR_ATTR_2(temp1_max_beep, S_IRUGO|S_IWUSR, show_temp_beep,
479 store_temp_beep, 0, 1),
480 SENSOR_ATTR_2(temp1_crit_beep, S_IRUGO|S_IWUSR, show_temp_beep,
481 store_temp_beep, 0, 5),
482}, {
483 SENSOR_ATTR_2(temp2_max_beep, S_IRUGO|S_IWUSR, show_temp_beep,
484 store_temp_beep, 0, 2),
485 SENSOR_ATTR_2(temp2_crit_beep, S_IRUGO|S_IWUSR, show_temp_beep,
486 store_temp_beep, 0, 6),
487}, {
488 SENSOR_ATTR_2(temp3_max_beep, S_IRUGO|S_IWUSR, show_temp_beep,
489 store_temp_beep, 0, 3),
490 SENSOR_ATTR_2(temp3_crit_beep, S_IRUGO|S_IWUSR, show_temp_beep,
491 store_temp_beep, 0, 7),
492} };
493
20eaf724
GR		 494/*
495 * Temp attr for the f8000
496 * Note on the f8000 temp_ovt (crit) is used as max, and temp_high (max)
497 * is used as hysteresis value to clear alarms
498 * Also like the f71858fg its temperature indexes start at 0
ed4f7c20 499 */
0bae6400 500static struct sensor_device_attribute_2 f8000_temp_attr[] = {
ed4f7c20
HG		 501 SENSOR_ATTR_2(temp1_input, S_IRUGO, show_temp, NULL, 0, 0),
502 SENSOR_ATTR_2(temp1_max, S_IRUGO|S_IWUSR, show_temp_crit,
503 store_temp_crit, 0, 0),
504 SENSOR_ATTR_2(temp1_max_hyst, S_IRUGO|S_IWUSR, show_temp_max,
505 store_temp_max, 0, 0),
506 SENSOR_ATTR_2(temp1_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 4),
b6858bca 507 SENSOR_ATTR_2(temp1_fault, S_IRUGO, show_temp_fault, NULL, 0, 0),
ed4f7c20
HG		 508 SENSOR_ATTR_2(temp2_input, S_IRUGO, show_temp, NULL, 0, 1),
509 SENSOR_ATTR_2(temp2_max, S_IRUGO|S_IWUSR, show_temp_crit,
510 store_temp_crit, 0, 1),
511 SENSOR_ATTR_2(temp2_max_hyst, S_IRUGO|S_IWUSR, show_temp_max,
512 store_temp_max, 0, 1),
513 SENSOR_ATTR_2(temp2_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 5),
b6858bca 514 SENSOR_ATTR_2(temp2_fault, S_IRUGO, show_temp_fault, NULL, 0, 1),
ed4f7c20
HG		 515 SENSOR_ATTR_2(temp3_input, S_IRUGO, show_temp, NULL, 0, 2),
516 SENSOR_ATTR_2(temp3_max, S_IRUGO|S_IWUSR, show_temp_crit,
517 store_temp_crit, 0, 2),
518 SENSOR_ATTR_2(temp3_max_hyst, S_IRUGO|S_IWUSR, show_temp_max,
519 store_temp_max, 0, 2),
520 SENSOR_ATTR_2(temp3_alarm, S_IRUGO, show_temp_alarm, NULL, 0, 6),
b6858bca 521 SENSOR_ATTR_2(temp3_fault, S_IRUGO, show_temp_fault, NULL, 0, 2),
ed4f7c20
HG		 522};
523
0bae6400
HG		 524/* in attr for all models */
525static struct sensor_device_attribute_2 fxxxx_in_attr[] = {
526 SENSOR_ATTR_2(in0_input, S_IRUGO, show_in, NULL, 0, 0),
527 SENSOR_ATTR_2(in1_input, S_IRUGO, show_in, NULL, 0, 1),
528 SENSOR_ATTR_2(in2_input, S_IRUGO, show_in, NULL, 0, 2),
529 SENSOR_ATTR_2(in3_input, S_IRUGO, show_in, NULL, 0, 3),
530 SENSOR_ATTR_2(in4_input, S_IRUGO, show_in, NULL, 0, 4),
531 SENSOR_ATTR_2(in5_input, S_IRUGO, show_in, NULL, 0, 5),
532 SENSOR_ATTR_2(in6_input, S_IRUGO, show_in, NULL, 0, 6),
533 SENSOR_ATTR_2(in7_input, S_IRUGO, show_in, NULL, 0, 7),
534 SENSOR_ATTR_2(in8_input, S_IRUGO, show_in, NULL, 0, 8),
535};
536
537/* For models with in1 alarm capability */
538static struct sensor_device_attribute_2 fxxxx_in1_alarm_attr[] = {
539 SENSOR_ATTR_2(in1_max, S_IRUGO|S_IWUSR, show_in_max, store_in_max,
540 0, 1),
541 SENSOR_ATTR_2(in1_beep, S_IRUGO|S_IWUSR, show_in_beep, store_in_beep,
542 0, 1),
543 SENSOR_ATTR_2(in1_alarm, S_IRUGO, show_in_alarm, NULL, 0, 1),
544};
545
ed4f7c20 546/* Fan / PWM attr common to all models */
b69b0399 547static struct sensor_device_attribute_2 fxxxx_fan_attr[4][6] = { {
bc37ae71 548 SENSOR_ATTR_2(fan1_input, S_IRUGO, show_fan, NULL, 0, 0),
9ab796eb
MD		 549 SENSOR_ATTR_2(fan1_full_speed, S_IRUGO|S_IWUSR,
550 show_fan_full_speed,
551 store_fan_full_speed, 0, 0),
bc37ae71 552 SENSOR_ATTR_2(fan1_alarm, S_IRUGO, show_fan_alarm, NULL, 0, 0),
9ab796eb
MD		 553 SENSOR_ATTR_2(pwm1, S_IRUGO|S_IWUSR, show_pwm, store_pwm, 0, 0),
554 SENSOR_ATTR_2(pwm1_enable, S_IRUGO|S_IWUSR, show_pwm_enable,
555 store_pwm_enable, 0, 0),
556 SENSOR_ATTR_2(pwm1_interpolate, S_IRUGO|S_IWUSR,
557 show_pwm_interpolate, store_pwm_interpolate, 0, 0),
b69b0399
HG		 558}, {
559 SENSOR_ATTR_2(fan2_input, S_IRUGO, show_fan, NULL, 0, 1),
560 SENSOR_ATTR_2(fan2_full_speed, S_IRUGO|S_IWUSR,
561 show_fan_full_speed,
562 store_fan_full_speed, 0, 1),
563 SENSOR_ATTR_2(fan2_alarm, S_IRUGO, show_fan_alarm, NULL, 0, 1),
498be968
HG		 564 SENSOR_ATTR_2(pwm2, S_IRUGO|S_IWUSR, show_pwm, store_pwm, 0, 1),
565 SENSOR_ATTR_2(pwm2_enable, S_IRUGO|S_IWUSR, show_pwm_enable,
566 store_pwm_enable, 0, 1),
567 SENSOR_ATTR_2(pwm2_interpolate, S_IRUGO|S_IWUSR,
568 show_pwm_interpolate, store_pwm_interpolate, 0, 1),
b69b0399
HG		 569}, {
570 SENSOR_ATTR_2(fan3_input, S_IRUGO, show_fan, NULL, 0, 2),
571 SENSOR_ATTR_2(fan3_full_speed, S_IRUGO|S_IWUSR,
572 show_fan_full_speed,
573 store_fan_full_speed, 0, 2),
574 SENSOR_ATTR_2(fan3_alarm, S_IRUGO, show_fan_alarm, NULL, 0, 2),
3fc7838a
HG		 575 SENSOR_ATTR_2(pwm3, S_IRUGO|S_IWUSR, show_pwm, store_pwm, 0, 2),
576 SENSOR_ATTR_2(pwm3_enable, S_IRUGO|S_IWUSR, show_pwm_enable,
577 store_pwm_enable, 0, 2),
498be968
HG		 578 SENSOR_ATTR_2(pwm3_interpolate, S_IRUGO|S_IWUSR,
579 show_pwm_interpolate, store_pwm_interpolate, 0, 2),
b69b0399
HG		 580}, {
581 SENSOR_ATTR_2(fan4_input, S_IRUGO, show_fan, NULL, 0, 3),
582 SENSOR_ATTR_2(fan4_full_speed, S_IRUGO|S_IWUSR,
583 show_fan_full_speed,
584 store_fan_full_speed, 0, 3),
585 SENSOR_ATTR_2(fan4_alarm, S_IRUGO, show_fan_alarm, NULL, 0, 3),
586 SENSOR_ATTR_2(pwm4, S_IRUGO|S_IWUSR, show_pwm, store_pwm, 0, 3),
587 SENSOR_ATTR_2(pwm4_enable, S_IRUGO|S_IWUSR, show_pwm_enable,
588 store_pwm_enable, 0, 3),
589 SENSOR_ATTR_2(pwm4_interpolate, S_IRUGO|S_IWUSR,
590 show_pwm_interpolate, store_pwm_interpolate, 0, 3),
591} };
498be968 592
629c58ba
HG		 593/* Attr for the third fan of the f71808a, which only has manual pwm */
594static struct sensor_device_attribute_2 f71808a_fan3_attr[] = {
595 SENSOR_ATTR_2(fan3_input, S_IRUGO, show_fan, NULL, 0, 2),
596 SENSOR_ATTR_2(fan3_alarm, S_IRUGO, show_fan_alarm, NULL, 0, 2),
597 SENSOR_ATTR_2(pwm3, S_IRUGO|S_IWUSR,
598 show_simple_pwm, store_simple_pwm, 0, 2),
599};
600
66344aa6
HG		 601/* Attr for models which can beep on Fan alarm */
602static struct sensor_device_attribute_2 fxxxx_fan_beep_attr[] = {
ed4f7c20
HG		 603 SENSOR_ATTR_2(fan1_beep, S_IRUGO|S_IWUSR, show_fan_beep,
604 store_fan_beep, 0, 0),
605 SENSOR_ATTR_2(fan2_beep, S_IRUGO|S_IWUSR, show_fan_beep,
606 store_fan_beep, 0, 1),
607 SENSOR_ATTR_2(fan3_beep, S_IRUGO|S_IWUSR, show_fan_beep,
608 store_fan_beep, 0, 2),
b69b0399
HG		 609 SENSOR_ATTR_2(fan4_beep, S_IRUGO|S_IWUSR, show_fan_beep,
610 store_fan_beep, 0, 3),
66344aa6 611};
ed4f7c20 612
20eaf724
GR		 613/*
614 * PWM attr for the f71862fg, fewer pwms and fewer zones per pwm than the
615 * standard models
616 */
55840142 617static struct sensor_device_attribute_2 f71862fg_auto_pwm_attr[3][7] = { {
66344aa6
HG		 618 SENSOR_ATTR_2(pwm1_auto_channels_temp, S_IRUGO|S_IWUSR,
619 show_pwm_auto_point_channel,
620 store_pwm_auto_point_channel, 0, 0),
498be968
HG		 621 SENSOR_ATTR_2(pwm1_auto_point1_pwm, S_IRUGO|S_IWUSR,
622 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
623 1, 0),
624 SENSOR_ATTR_2(pwm1_auto_point2_pwm, S_IRUGO|S_IWUSR,
625 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
626 4, 0),
627 SENSOR_ATTR_2(pwm1_auto_point1_temp, S_IRUGO|S_IWUSR,
628 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
629 0, 0),
630 SENSOR_ATTR_2(pwm1_auto_point2_temp, S_IRUGO|S_IWUSR,
631 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
632 3, 0),
633 SENSOR_ATTR_2(pwm1_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
634 show_pwm_auto_point_temp_hyst,
635 store_pwm_auto_point_temp_hyst,
636 0, 0),
637 SENSOR_ATTR_2(pwm1_auto_point2_temp_hyst, S_IRUGO,
638 show_pwm_auto_point_temp_hyst, NULL, 3, 0),
55840142 639}, {
66344aa6
HG		 640 SENSOR_ATTR_2(pwm2_auto_channels_temp, S_IRUGO|S_IWUSR,
641 show_pwm_auto_point_channel,
642 store_pwm_auto_point_channel, 0, 1),
498be968
HG		 643 SENSOR_ATTR_2(pwm2_auto_point1_pwm, S_IRUGO|S_IWUSR,
644 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
645 1, 1),
646 SENSOR_ATTR_2(pwm2_auto_point2_pwm, S_IRUGO|S_IWUSR,
647 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
648 4, 1),
649 SENSOR_ATTR_2(pwm2_auto_point1_temp, S_IRUGO|S_IWUSR,
650 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
651 0, 1),
652 SENSOR_ATTR_2(pwm2_auto_point2_temp, S_IRUGO|S_IWUSR,
653 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
654 3, 1),
655 SENSOR_ATTR_2(pwm2_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
656 show_pwm_auto_point_temp_hyst,
657 store_pwm_auto_point_temp_hyst,
658 0, 1),
659 SENSOR_ATTR_2(pwm2_auto_point2_temp_hyst, S_IRUGO,
660 show_pwm_auto_point_temp_hyst, NULL, 3, 1),
55840142 661}, {
66344aa6
HG		 662 SENSOR_ATTR_2(pwm3_auto_channels_temp, S_IRUGO|S_IWUSR,
663 show_pwm_auto_point_channel,
664 store_pwm_auto_point_channel, 0, 2),
4901062f
HG		 665 SENSOR_ATTR_2(pwm3_auto_point1_pwm, S_IRUGO|S_IWUSR,
666 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
667 1, 2),
668 SENSOR_ATTR_2(pwm3_auto_point2_pwm, S_IRUGO|S_IWUSR,
669 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
670 4, 2),
671 SENSOR_ATTR_2(pwm3_auto_point1_temp, S_IRUGO|S_IWUSR,
672 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
673 0, 2),
674 SENSOR_ATTR_2(pwm3_auto_point2_temp, S_IRUGO|S_IWUSR,
675 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
676 3, 2),
677 SENSOR_ATTR_2(pwm3_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
678 show_pwm_auto_point_temp_hyst,
679 store_pwm_auto_point_temp_hyst,
680 0, 2),
681 SENSOR_ATTR_2(pwm3_auto_point2_temp_hyst, S_IRUGO,
682 show_pwm_auto_point_temp_hyst, NULL, 3, 2),
55840142 683} };
498be968 684
20eaf724
GR		 685/*
686 * PWM attr for the f71808e/f71869, almost identical to the f71862fg, but the
687 * pwm setting when the temperature is above the pwmX_auto_point1_temp can be
688 * programmed instead of being hardcoded to 0xff
689 */
55840142 690static struct sensor_device_attribute_2 f71869_auto_pwm_attr[3][8] = { {
c11bb993
HG		 691 SENSOR_ATTR_2(pwm1_auto_channels_temp, S_IRUGO|S_IWUSR,
692 show_pwm_auto_point_channel,
693 store_pwm_auto_point_channel, 0, 0),
694 SENSOR_ATTR_2(pwm1_auto_point1_pwm, S_IRUGO|S_IWUSR,
695 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
696 0, 0),
697 SENSOR_ATTR_2(pwm1_auto_point2_pwm, S_IRUGO|S_IWUSR,
698 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
699 1, 0),
700 SENSOR_ATTR_2(pwm1_auto_point3_pwm, S_IRUGO|S_IWUSR,
701 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
702 4, 0),
703 SENSOR_ATTR_2(pwm1_auto_point1_temp, S_IRUGO|S_IWUSR,
704 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
705 0, 0),
706 SENSOR_ATTR_2(pwm1_auto_point2_temp, S_IRUGO|S_IWUSR,
707 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
708 3, 0),
709 SENSOR_ATTR_2(pwm1_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
710 show_pwm_auto_point_temp_hyst,
711 store_pwm_auto_point_temp_hyst,
712 0, 0),
713 SENSOR_ATTR_2(pwm1_auto_point2_temp_hyst, S_IRUGO,
714 show_pwm_auto_point_temp_hyst, NULL, 3, 0),
55840142 715}, {
c11bb993
HG		 716 SENSOR_ATTR_2(pwm2_auto_channels_temp, S_IRUGO|S_IWUSR,
717 show_pwm_auto_point_channel,
718 store_pwm_auto_point_channel, 0, 1),
719 SENSOR_ATTR_2(pwm2_auto_point1_pwm, S_IRUGO|S_IWUSR,
720 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
721 0, 1),
722 SENSOR_ATTR_2(pwm2_auto_point2_pwm, S_IRUGO|S_IWUSR,
723 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
724 1, 1),
725 SENSOR_ATTR_2(pwm2_auto_point3_pwm, S_IRUGO|S_IWUSR,
726 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
727 4, 1),
728 SENSOR_ATTR_2(pwm2_auto_point1_temp, S_IRUGO|S_IWUSR,
729 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
730 0, 1),
731 SENSOR_ATTR_2(pwm2_auto_point2_temp, S_IRUGO|S_IWUSR,
732 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
733 3, 1),
734 SENSOR_ATTR_2(pwm2_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
735 show_pwm_auto_point_temp_hyst,
736 store_pwm_auto_point_temp_hyst,
737 0, 1),
738 SENSOR_ATTR_2(pwm2_auto_point2_temp_hyst, S_IRUGO,
739 show_pwm_auto_point_temp_hyst, NULL, 3, 1),
55840142 740}, {
c11bb993
HG		 741 SENSOR_ATTR_2(pwm3_auto_channels_temp, S_IRUGO|S_IWUSR,
742 show_pwm_auto_point_channel,
743 store_pwm_auto_point_channel, 0, 2),
744 SENSOR_ATTR_2(pwm3_auto_point1_pwm, S_IRUGO|S_IWUSR,
745 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
746 0, 2),
747 SENSOR_ATTR_2(pwm3_auto_point2_pwm, S_IRUGO|S_IWUSR,
748 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
749 1, 2),
750 SENSOR_ATTR_2(pwm3_auto_point3_pwm, S_IRUGO|S_IWUSR,
751 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
752 4, 2),
753 SENSOR_ATTR_2(pwm3_auto_point1_temp, S_IRUGO|S_IWUSR,
754 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
755 0, 2),
756 SENSOR_ATTR_2(pwm3_auto_point2_temp, S_IRUGO|S_IWUSR,
757 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
758 3, 2),
759 SENSOR_ATTR_2(pwm3_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
760 show_pwm_auto_point_temp_hyst,
761 store_pwm_auto_point_temp_hyst,
762 0, 2),
763 SENSOR_ATTR_2(pwm3_auto_point2_temp_hyst, S_IRUGO,
764 show_pwm_auto_point_temp_hyst, NULL, 3, 2),
55840142 765} };
c11bb993 766
3cad4022 767/* PWM attr for the standard models */
b69b0399 768static struct sensor_device_attribute_2 fxxxx_auto_pwm_attr[4][14] = { {
66344aa6
HG		 769 SENSOR_ATTR_2(pwm1_auto_channels_temp, S_IRUGO|S_IWUSR,
770 show_pwm_auto_point_channel,
771 store_pwm_auto_point_channel, 0, 0),
9ab796eb
MD		 772 SENSOR_ATTR_2(pwm1_auto_point1_pwm, S_IRUGO|S_IWUSR,
773 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
774 0, 0),
775 SENSOR_ATTR_2(pwm1_auto_point2_pwm, S_IRUGO|S_IWUSR,
776 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
777 1, 0),
778 SENSOR_ATTR_2(pwm1_auto_point3_pwm, S_IRUGO|S_IWUSR,
779 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
780 2, 0),
781 SENSOR_ATTR_2(pwm1_auto_point4_pwm, S_IRUGO|S_IWUSR,
782 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
783 3, 0),
784 SENSOR_ATTR_2(pwm1_auto_point5_pwm, S_IRUGO|S_IWUSR,
785 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
786 4, 0),
787 SENSOR_ATTR_2(pwm1_auto_point1_temp, S_IRUGO|S_IWUSR,
788 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
789 0, 0),
790 SENSOR_ATTR_2(pwm1_auto_point2_temp, S_IRUGO|S_IWUSR,
791 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
792 1, 0),
793 SENSOR_ATTR_2(pwm1_auto_point3_temp, S_IRUGO|S_IWUSR,
794 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
795 2, 0),
796 SENSOR_ATTR_2(pwm1_auto_point4_temp, S_IRUGO|S_IWUSR,
797 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
798 3, 0),
799 SENSOR_ATTR_2(pwm1_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
800 show_pwm_auto_point_temp_hyst,
801 store_pwm_auto_point_temp_hyst,
802 0, 0),
803 SENSOR_ATTR_2(pwm1_auto_point2_temp_hyst, S_IRUGO,
804 show_pwm_auto_point_temp_hyst, NULL, 1, 0),
805 SENSOR_ATTR_2(pwm1_auto_point3_temp_hyst, S_IRUGO,
806 show_pwm_auto_point_temp_hyst, NULL, 2, 0),
807 SENSOR_ATTR_2(pwm1_auto_point4_temp_hyst, S_IRUGO,
808 show_pwm_auto_point_temp_hyst, NULL, 3, 0),
b69b0399 809}, {
66344aa6
HG		 810 SENSOR_ATTR_2(pwm2_auto_channels_temp, S_IRUGO|S_IWUSR,
811 show_pwm_auto_point_channel,
812 store_pwm_auto_point_channel, 0, 1),
9ab796eb
MD		 813 SENSOR_ATTR_2(pwm2_auto_point1_pwm, S_IRUGO|S_IWUSR,
814 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
815 0, 1),
816 SENSOR_ATTR_2(pwm2_auto_point2_pwm, S_IRUGO|S_IWUSR,
817 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
818 1, 1),
819 SENSOR_ATTR_2(pwm2_auto_point3_pwm, S_IRUGO|S_IWUSR,
820 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
821 2, 1),
822 SENSOR_ATTR_2(pwm2_auto_point4_pwm, S_IRUGO|S_IWUSR,
823 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
824 3, 1),
825 SENSOR_ATTR_2(pwm2_auto_point5_pwm, S_IRUGO|S_IWUSR,
826 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
827 4, 1),
828 SENSOR_ATTR_2(pwm2_auto_point1_temp, S_IRUGO|S_IWUSR,
829 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
830 0, 1),
831 SENSOR_ATTR_2(pwm2_auto_point2_temp, S_IRUGO|S_IWUSR,
832 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
833 1, 1),
834 SENSOR_ATTR_2(pwm2_auto_point3_temp, S_IRUGO|S_IWUSR,
835 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
836 2, 1),
837 SENSOR_ATTR_2(pwm2_auto_point4_temp, S_IRUGO|S_IWUSR,
838 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
839 3, 1),
840 SENSOR_ATTR_2(pwm2_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
841 show_pwm_auto_point_temp_hyst,
842 store_pwm_auto_point_temp_hyst,
843 0, 1),
844 SENSOR_ATTR_2(pwm2_auto_point2_temp_hyst, S_IRUGO,
845 show_pwm_auto_point_temp_hyst, NULL, 1, 1),
846 SENSOR_ATTR_2(pwm2_auto_point3_temp_hyst, S_IRUGO,
847 show_pwm_auto_point_temp_hyst, NULL, 2, 1),
848 SENSOR_ATTR_2(pwm2_auto_point4_temp_hyst, S_IRUGO,
849 show_pwm_auto_point_temp_hyst, NULL, 3, 1),
b69b0399 850}, {
66344aa6
HG		 851 SENSOR_ATTR_2(pwm3_auto_channels_temp, S_IRUGO|S_IWUSR,
852 show_pwm_auto_point_channel,
853 store_pwm_auto_point_channel, 0, 2),
9ab796eb
MD		 854 SENSOR_ATTR_2(pwm3_auto_point1_pwm, S_IRUGO|S_IWUSR,
855 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
856 0, 2),
857 SENSOR_ATTR_2(pwm3_auto_point2_pwm, S_IRUGO|S_IWUSR,
858 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
859 1, 2),
860 SENSOR_ATTR_2(pwm3_auto_point3_pwm, S_IRUGO|S_IWUSR,
861 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
862 2, 2),
863 SENSOR_ATTR_2(pwm3_auto_point4_pwm, S_IRUGO|S_IWUSR,
864 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
865 3, 2),
866 SENSOR_ATTR_2(pwm3_auto_point5_pwm, S_IRUGO|S_IWUSR,
867 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
868 4, 2),
869 SENSOR_ATTR_2(pwm3_auto_point1_temp, S_IRUGO|S_IWUSR,
870 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
871 0, 2),
872 SENSOR_ATTR_2(pwm3_auto_point2_temp, S_IRUGO|S_IWUSR,
873 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
874 1, 2),
875 SENSOR_ATTR_2(pwm3_auto_point3_temp, S_IRUGO|S_IWUSR,
876 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
877 2, 2),
878 SENSOR_ATTR_2(pwm3_auto_point4_temp, S_IRUGO|S_IWUSR,
879 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
880 3, 2),
881 SENSOR_ATTR_2(pwm3_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
882 show_pwm_auto_point_temp_hyst,
883 store_pwm_auto_point_temp_hyst,
884 0, 2),
885 SENSOR_ATTR_2(pwm3_auto_point2_temp_hyst, S_IRUGO,
886 show_pwm_auto_point_temp_hyst, NULL, 1, 2),
887 SENSOR_ATTR_2(pwm3_auto_point3_temp_hyst, S_IRUGO,
888 show_pwm_auto_point_temp_hyst, NULL, 2, 2),
889 SENSOR_ATTR_2(pwm3_auto_point4_temp_hyst, S_IRUGO,
890 show_pwm_auto_point_temp_hyst, NULL, 3, 2),
b69b0399 891}, {
9ab796eb
MD		 892 SENSOR_ATTR_2(pwm4_auto_channels_temp, S_IRUGO|S_IWUSR,
893 show_pwm_auto_point_channel,
894 store_pwm_auto_point_channel, 0, 3),
895 SENSOR_ATTR_2(pwm4_auto_point1_pwm, S_IRUGO|S_IWUSR,
896 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
897 0, 3),
898 SENSOR_ATTR_2(pwm4_auto_point2_pwm, S_IRUGO|S_IWUSR,
899 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
900 1, 3),
901 SENSOR_ATTR_2(pwm4_auto_point3_pwm, S_IRUGO|S_IWUSR,
902 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
903 2, 3),
904 SENSOR_ATTR_2(pwm4_auto_point4_pwm, S_IRUGO|S_IWUSR,
905 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
906 3, 3),
907 SENSOR_ATTR_2(pwm4_auto_point5_pwm, S_IRUGO|S_IWUSR,
908 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
909 4, 3),
910 SENSOR_ATTR_2(pwm4_auto_point1_temp, S_IRUGO|S_IWUSR,
911 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
912 0, 3),
913 SENSOR_ATTR_2(pwm4_auto_point2_temp, S_IRUGO|S_IWUSR,
914 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
915 1, 3),
916 SENSOR_ATTR_2(pwm4_auto_point3_temp, S_IRUGO|S_IWUSR,
917 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
918 2, 3),
919 SENSOR_ATTR_2(pwm4_auto_point4_temp, S_IRUGO|S_IWUSR,
920 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
921 3, 3),
922 SENSOR_ATTR_2(pwm4_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
923 show_pwm_auto_point_temp_hyst,
924 store_pwm_auto_point_temp_hyst,
925 0, 3),
926 SENSOR_ATTR_2(pwm4_auto_point2_temp_hyst, S_IRUGO,
927 show_pwm_auto_point_temp_hyst, NULL, 1, 3),
928 SENSOR_ATTR_2(pwm4_auto_point3_temp_hyst, S_IRUGO,
929 show_pwm_auto_point_temp_hyst, NULL, 2, 3),
930 SENSOR_ATTR_2(pwm4_auto_point4_temp_hyst, S_IRUGO,
931 show_pwm_auto_point_temp_hyst, NULL, 3, 3),
b69b0399 932} };
45fb3669 933
66344aa6 934/* Fan attr specific to the f8000 (4th fan input can only measure speed) */
ed4f7c20
HG		 935static struct sensor_device_attribute_2 f8000_fan_attr[] = {
936 SENSOR_ATTR_2(fan4_input, S_IRUGO, show_fan, NULL, 0, 3),
66344aa6 937};
ed4f7c20 938
20eaf724
GR		 939/*
940 * PWM attr for the f8000, zones mapped to temp instead of to pwm!
941 * Also the register block at offset A0 maps to TEMP1 (so our temp2, as the
942 * F8000 starts counting temps at 0), B0 maps the TEMP2 and C0 maps to TEMP0
943 */
55840142 944static struct sensor_device_attribute_2 f8000_auto_pwm_attr[3][14] = { {
66344aa6
HG		 945 SENSOR_ATTR_2(pwm1_auto_channels_temp, S_IRUGO|S_IWUSR,
946 show_pwm_auto_point_channel,
947 store_pwm_auto_point_channel, 0, 0),
ed4f7c20
HG		 948 SENSOR_ATTR_2(temp1_auto_point1_pwm, S_IRUGO|S_IWUSR,
949 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
950 0, 2),
951 SENSOR_ATTR_2(temp1_auto_point2_pwm, S_IRUGO|S_IWUSR,
952 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
953 1, 2),
954 SENSOR_ATTR_2(temp1_auto_point3_pwm, S_IRUGO|S_IWUSR,
955 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
956 2, 2),
957 SENSOR_ATTR_2(temp1_auto_point4_pwm, S_IRUGO|S_IWUSR,
958 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
959 3, 2),
960 SENSOR_ATTR_2(temp1_auto_point5_pwm, S_IRUGO|S_IWUSR,
961 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
962 4, 2),
963 SENSOR_ATTR_2(temp1_auto_point1_temp, S_IRUGO|S_IWUSR,
964 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
965 0, 2),
966 SENSOR_ATTR_2(temp1_auto_point2_temp, S_IRUGO|S_IWUSR,
967 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
968 1, 2),
969 SENSOR_ATTR_2(temp1_auto_point3_temp, S_IRUGO|S_IWUSR,
970 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
971 2, 2),
972 SENSOR_ATTR_2(temp1_auto_point4_temp, S_IRUGO|S_IWUSR,
973 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
974 3, 2),
975 SENSOR_ATTR_2(temp1_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
976 show_pwm_auto_point_temp_hyst,
977 store_pwm_auto_point_temp_hyst,
978 0, 2),
979 SENSOR_ATTR_2(temp1_auto_point2_temp_hyst, S_IRUGO,
980 show_pwm_auto_point_temp_hyst, NULL, 1, 2),
981 SENSOR_ATTR_2(temp1_auto_point3_temp_hyst, S_IRUGO,
982 show_pwm_auto_point_temp_hyst, NULL, 2, 2),
983 SENSOR_ATTR_2(temp1_auto_point4_temp_hyst, S_IRUGO,
984 show_pwm_auto_point_temp_hyst, NULL, 3, 2),
55840142 985}, {
66344aa6
HG		 986 SENSOR_ATTR_2(pwm2_auto_channels_temp, S_IRUGO|S_IWUSR,
987 show_pwm_auto_point_channel,
988 store_pwm_auto_point_channel, 0, 1),
ed4f7c20
HG		 989 SENSOR_ATTR_2(temp2_auto_point1_pwm, S_IRUGO|S_IWUSR,
990 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
991 0, 0),
992 SENSOR_ATTR_2(temp2_auto_point2_pwm, S_IRUGO|S_IWUSR,
993 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
994 1, 0),
995 SENSOR_ATTR_2(temp2_auto_point3_pwm, S_IRUGO|S_IWUSR,
996 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
997 2, 0),
998 SENSOR_ATTR_2(temp2_auto_point4_pwm, S_IRUGO|S_IWUSR,
999 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1000 3, 0),
1001 SENSOR_ATTR_2(temp2_auto_point5_pwm, S_IRUGO|S_IWUSR,
1002 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1003 4, 0),
1004 SENSOR_ATTR_2(temp2_auto_point1_temp, S_IRUGO|S_IWUSR,
1005 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1006 0, 0),
1007 SENSOR_ATTR_2(temp2_auto_point2_temp, S_IRUGO|S_IWUSR,
1008 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1009 1, 0),
1010 SENSOR_ATTR_2(temp2_auto_point3_temp, S_IRUGO|S_IWUSR,
1011 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1012 2, 0),
1013 SENSOR_ATTR_2(temp2_auto_point4_temp, S_IRUGO|S_IWUSR,
1014 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1015 3, 0),
1016 SENSOR_ATTR_2(temp2_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
1017 show_pwm_auto_point_temp_hyst,
1018 store_pwm_auto_point_temp_hyst,
1019 0, 0),
1020 SENSOR_ATTR_2(temp2_auto_point2_temp_hyst, S_IRUGO,
1021 show_pwm_auto_point_temp_hyst, NULL, 1, 0),
1022 SENSOR_ATTR_2(temp2_auto_point3_temp_hyst, S_IRUGO,
1023 show_pwm_auto_point_temp_hyst, NULL, 2, 0),
1024 SENSOR_ATTR_2(temp2_auto_point4_temp_hyst, S_IRUGO,
1025 show_pwm_auto_point_temp_hyst, NULL, 3, 0),
55840142 1026}, {
66344aa6
HG		 1027 SENSOR_ATTR_2(pwm3_auto_channels_temp, S_IRUGO|S_IWUSR,
1028 show_pwm_auto_point_channel,
1029 store_pwm_auto_point_channel, 0, 2),
ed4f7c20
HG		 1030 SENSOR_ATTR_2(temp3_auto_point1_pwm, S_IRUGO|S_IWUSR,
1031 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1032 0, 1),
1033 SENSOR_ATTR_2(temp3_auto_point2_pwm, S_IRUGO|S_IWUSR,
1034 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1035 1, 1),
1036 SENSOR_ATTR_2(temp3_auto_point3_pwm, S_IRUGO|S_IWUSR,
1037 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1038 2, 1),
1039 SENSOR_ATTR_2(temp3_auto_point4_pwm, S_IRUGO|S_IWUSR,
1040 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1041 3, 1),
1042 SENSOR_ATTR_2(temp3_auto_point5_pwm, S_IRUGO|S_IWUSR,
1043 show_pwm_auto_point_pwm, store_pwm_auto_point_pwm,
1044 4, 1),
1045 SENSOR_ATTR_2(temp3_auto_point1_temp, S_IRUGO|S_IWUSR,
1046 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1047 0, 1),
1048 SENSOR_ATTR_2(temp3_auto_point2_temp, S_IRUGO|S_IWUSR,
1049 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1050 1, 1),
1051 SENSOR_ATTR_2(temp3_auto_point3_temp, S_IRUGO|S_IWUSR,
1052 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1053 2, 1),
1054 SENSOR_ATTR_2(temp3_auto_point4_temp, S_IRUGO|S_IWUSR,
1055 show_pwm_auto_point_temp, store_pwm_auto_point_temp,
1056 3, 1),
1057 SENSOR_ATTR_2(temp3_auto_point1_temp_hyst, S_IRUGO|S_IWUSR,
1058 show_pwm_auto_point_temp_hyst,
1059 store_pwm_auto_point_temp_hyst,
1060 0, 1),
1061 SENSOR_ATTR_2(temp3_auto_point2_temp_hyst, S_IRUGO,
1062 show_pwm_auto_point_temp_hyst, NULL, 1, 1),
1063 SENSOR_ATTR_2(temp3_auto_point3_temp_hyst, S_IRUGO,
1064 show_pwm_auto_point_temp_hyst, NULL, 2, 1),
1065 SENSOR_ATTR_2(temp3_auto_point4_temp_hyst, S_IRUGO,
1066 show_pwm_auto_point_temp_hyst, NULL, 3, 1),
55840142 1067} };
45fb3669
HG		 1068
1069/* Super I/O functions */
1070static inline int superio_inb(int base, int reg)
1071{
1072 outb(reg, base);
1073 return inb(base + 1);
1074}
1075
1076static int superio_inw(int base, int reg)
1077{
1078 int val;
bd328acd
GS		 1079 val = superio_inb(base, reg) << 8;
1080 val |= superio_inb(base, reg + 1);
45fb3669
HG		 1081 return val;
1082}
1083
cadb8657 1084static inline int superio_enter(int base)
45fb3669 1085{
cadb8657
GS		 1086 /* Don't step on other drivers' I/O space by accident */
1087 if (!request_muxed_region(base, 2, DRVNAME)) {
22d3b412 1088 pr_err("I/O address 0x%04x already in use\n", base);
cadb8657
GS		 1089 return -EBUSY;
1090 }
1091
45fb3669 1092 /* according to the datasheet the key must be send twice! */
162bb59e
GS		 1093 outb(SIO_UNLOCK_KEY, base);
1094 outb(SIO_UNLOCK_KEY, base);
cadb8657
GS		 1095
1096 return 0;
45fb3669
HG		 1097}
1098
162bb59e 1099static inline void superio_select(int base, int ld)
45fb3669
HG		 1100{
1101 outb(SIO_REG_LDSEL, base);
1102 outb(ld, base + 1);
1103}
1104
1105static inline void superio_exit(int base)
1106{
1107 outb(SIO_LOCK_KEY, base);
cadb8657 1108 release_region(base, 2);
45fb3669
HG		 1109}
1110
2f650631 1111static inline int fan_from_reg(u16 reg)
45fb3669
HG		 1112{
1113 return reg ? (1500000 / reg) : 0;
1114}
1115
2f650631 1116static inline u16 fan_to_reg(int fan)
9ab796eb
MD		 1117{
1118 return fan ? (1500000 / fan) : 0;
1119}
1120
45fb3669
HG		 1121static u8 f71882fg_read8(struct f71882fg_data *data, u8 reg)
1122{
1123 u8 val;
1124
1125 outb(reg, data->addr + ADDR_REG_OFFSET);
1126 val = inb(data->addr + DATA_REG_OFFSET);
1127
1128 return val;
1129}
1130
1131static u16 f71882fg_read16(struct f71882fg_data *data, u8 reg)
1132{
1133 u16 val;
1134
bd328acd
GS		 1135 val = f71882fg_read8(data, reg) << 8;
1136 val |= f71882fg_read8(data, reg + 1);
45fb3669
HG		 1137
1138 return val;
1139}
1140
1141static void f71882fg_write8(struct f71882fg_data *data, u8 reg, u8 val)
1142{
1143 outb(reg, data->addr + ADDR_REG_OFFSET);
1144 outb(val, data->addr + DATA_REG_OFFSET);
1145}
1146
9ab796eb
MD		 1147static void f71882fg_write16(struct f71882fg_data *data, u8 reg, u16 val)
1148{
bd328acd
GS		 1149 f71882fg_write8(data, reg, val >> 8);
1150 f71882fg_write8(data, reg + 1, val & 0xff);
9ab796eb
MD		 1151}
1152
09475d32
HG		 1153static u16 f71882fg_read_temp(struct f71882fg_data *data, int nr)
1154{
1155 if (data->type == f71858fg)
1156 return f71882fg_read16(data, F71882FG_REG_TEMP(nr));
1157 else
1158 return f71882fg_read8(data, F71882FG_REG_TEMP(nr));
1159}
1160
77a4a3e2 1161static struct f71882fg_data *f71882fg_update_device(struct device *dev)
45fb3669
HG		 1162{
1163 struct f71882fg_data *data = dev_get_drvdata(dev);
f27def07
JD		 1164 int nr_fans = f71882fg_nr_fans[data->type];
1165 int nr_temps = f71882fg_nr_temps[data->type];
e5e713cb 1166 int nr, reg, point;
45fb3669
HG		 1167
1168 mutex_lock(&data->update_lock);
1169
1170 /* Update once every 60 seconds */
162bb59e 1171 if (time_after(jiffies, data->last_limits + 60 * HZ) ||
45fb3669 1172 !data->valid) {
0bae6400 1173 if (f71882fg_has_in1_alarm[data->type]) {
498be968
HG		 1174 data->in1_max =
1175 f71882fg_read8(data, F71882FG_REG_IN1_HIGH);
1176 data->in_beep =
1177 f71882fg_read8(data, F71882FG_REG_IN_BEEP);
1178 }
45fb3669
HG		 1179
1180 /* Get High & boundary temps*/
e5e713cb
HG		 1181 for (nr = data->temp_start; nr < nr_temps + data->temp_start;
1182 nr++) {
45fb3669
HG		 1183 data->temp_ovt[nr] = f71882fg_read8(data,
1184 F71882FG_REG_TEMP_OVT(nr));
1185 data->temp_high[nr] = f71882fg_read8(data,
1186 F71882FG_REG_TEMP_HIGH(nr));
1187 }
1188
ed4f7c20 1189 if (data->type != f8000) {
ed4f7c20
HG		 1190 data->temp_hyst[0] = f71882fg_read8(data,
1191 F71882FG_REG_TEMP_HYST(0));
1192 data->temp_hyst[1] = f71882fg_read8(data,
1193 F71882FG_REG_TEMP_HYST(1));
09475d32 1194 }
78aa4f72
HG		 1195 /* All but the f71858fg / f8000 have this register */
1196 if ((data->type != f71858fg) && (data->type != f8000)) {
1197 reg = f71882fg_read8(data, F71882FG_REG_TEMP_TYPE);
1198 data->temp_type[1] = (reg & 0x02) ? 2 : 4;
1199 data->temp_type[2] = (reg & 0x04) ? 2 : 4;
1200 data->temp_type[3] = (reg & 0x08) ? 2 : 4;
1201 }
09475d32 1202
4d53811a 1203 if (f71882fg_fan_has_beep[data->type])
09475d32
HG		 1204 data->fan_beep = f71882fg_read8(data,
1205 F71882FG_REG_FAN_BEEP);
4d53811a
HG		 1206
1207 if (f71882fg_temp_has_beep[data->type])
09475d32
HG		 1208 data->temp_beep = f71882fg_read8(data,
1209 F71882FG_REG_TEMP_BEEP);
45fb3669 1210
9ab796eb
MD		 1211 data->pwm_enable = f71882fg_read8(data,
1212 F71882FG_REG_PWM_ENABLE);
bc27490f
HG		 1213 data->pwm_auto_point_hyst[0] =
1214 f71882fg_read8(data, F71882FG_REG_FAN_HYST(0));
1215 data->pwm_auto_point_hyst[1] =
1216 f71882fg_read8(data, F71882FG_REG_FAN_HYST(1));
1217
498be968 1218 for (nr = 0; nr < nr_fans; nr++) {
9ab796eb
MD		 1219 data->pwm_auto_point_mapping[nr] =
1220 f71882fg_read8(data,
1221 F71882FG_REG_POINT_MAPPING(nr));
1222
e5e713cb
HG		 1223 switch (data->type) {
1224 default:
498be968
HG		 1225 for (point = 0; point < 5; point++) {
1226 data->pwm_auto_point_pwm[nr][point] =
1227 f71882fg_read8(data,
1228 F71882FG_REG_POINT_PWM
1229 (nr, point));
1230 }
1231 for (point = 0; point < 4; point++) {
1232 data->pwm_auto_point_temp[nr][point] =
1233 f71882fg_read8(data,
1234 F71882FG_REG_POINT_TEMP
1235 (nr, point));
1236 }
e5e713cb
HG		 1237 break;
1238 case f71808e:
1239 case f71869:
1240 data->pwm_auto_point_pwm[nr][0] =
1241 f71882fg_read8(data,
1242 F71882FG_REG_POINT_PWM(nr, 0));
1243 /* Fall through */
1244 case f71862fg:
498be968
HG		 1245 data->pwm_auto_point_pwm[nr][1] =
1246 f71882fg_read8(data,
1247 F71882FG_REG_POINT_PWM
1248 (nr, 1));
1249 data->pwm_auto_point_pwm[nr][4] =
1250 f71882fg_read8(data,
1251 F71882FG_REG_POINT_PWM
1252 (nr, 4));
1253 data->pwm_auto_point_temp[nr][0] =
1254 f71882fg_read8(data,
1255 F71882FG_REG_POINT_TEMP
1256 (nr, 0));
1257 data->pwm_auto_point_temp[nr][3] =
1258 f71882fg_read8(data,
1259 F71882FG_REG_POINT_TEMP
1260 (nr, 3));
e5e713cb 1261 break;
9ab796eb
MD		 1262 }
1263 }
45fb3669
HG		 1264 data->last_limits = jiffies;
1265 }
1266
1267 /* Update every second */
8afb1049 1268 if (time_after(jiffies, data->last_updated + HZ) || !data->valid) {
45fb3669
HG		 1269 data->temp_status = f71882fg_read8(data,
1270 F71882FG_REG_TEMP_STATUS);
1271 data->temp_diode_open = f71882fg_read8(data,
1272 F71882FG_REG_TEMP_DIODE_OPEN);
e5e713cb
HG		 1273 for (nr = data->temp_start; nr < nr_temps + data->temp_start;
1274 nr++)
09475d32 1275 data->temp[nr] = f71882fg_read_temp(data, nr);
45fb3669
HG		 1276
1277 data->fan_status = f71882fg_read8(data,
1278 F71882FG_REG_FAN_STATUS);
498be968 1279 for (nr = 0; nr < nr_fans; nr++) {
45fb3669
HG		 1280 data->fan[nr] = f71882fg_read16(data,
1281 F71882FG_REG_FAN(nr));
9ab796eb
MD		 1282 data->fan_target[nr] =
1283 f71882fg_read16(data, F71882FG_REG_FAN_TARGET(nr));
1284 data->fan_full_speed[nr] =
1285 f71882fg_read16(data,
1286 F71882FG_REG_FAN_FULL_SPEED(nr));
1287 data->pwm[nr] =
1288 f71882fg_read8(data, F71882FG_REG_PWM(nr));
1289 }
629c58ba
HG		 1290 /* Some models have 1 more fan with limited capabilities */
1291 if (data->type == f71808a) {
1292 data->fan[2] = f71882fg_read16(data,
1293 F71882FG_REG_FAN(2));
1294 data->pwm[2] = f71882fg_read8(data,
1295 F71882FG_REG_PWM(2));
1296 }
ed4f7c20
HG		 1297 if (data->type == f8000)
1298 data->fan[3] = f71882fg_read16(data,
1299 F71882FG_REG_FAN(3));
0bae6400
HG		 1300
1301 if (f71882fg_has_in1_alarm[data->type])
498be968 1302 data->in_status = f71882fg_read8(data,
45fb3669 1303 F71882FG_REG_IN_STATUS);
0bae6400
HG		 1304 for (nr = 0; nr < F71882FG_MAX_INS; nr++)
1305 if (f71882fg_has_in[data->type][nr])
1306 data->in[nr] = f71882fg_read8(data,
1307 F71882FG_REG_IN(nr));
45fb3669
HG		 1308
1309 data->last_updated = jiffies;
1310 data->valid = 1;
1311 }
1312
1313 mutex_unlock(&data->update_lock);
1314
1315 return data;
1316}
1317
1318/* Sysfs Interface */
1319static ssize_t show_fan(struct device *dev, struct device_attribute *devattr,
1320 char *buf)
1321{
1322 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1323 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1324 int speed = fan_from_reg(data->fan[nr]);
1325
1326 if (speed == FAN_MIN_DETECT)
1327 speed = 0;
1328
1329 return sprintf(buf, "%d\n", speed);
1330}
1331
9ab796eb
MD		 1332static ssize_t show_fan_full_speed(struct device *dev,
1333 struct device_attribute *devattr, char *buf)
1334{
1335 struct f71882fg_data *data = f71882fg_update_device(dev);
1336 int nr = to_sensor_dev_attr_2(devattr)->index;
1337 int speed = fan_from_reg(data->fan_full_speed[nr]);
1338 return sprintf(buf, "%d\n", speed);
1339}
1340
1341static ssize_t store_fan_full_speed(struct device *dev,
1342 struct device_attribute *devattr,
1343 const char *buf, size_t count)
1344{
1345 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1346 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1347 long val;
1348
179c4fdb 1349 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1350 if (err)
1351 return err;
9ab796eb 1352
2a844c14 1353 val = clamp_val(val, 23, 1500000);
9ab796eb
MD		 1354 val = fan_to_reg(val);
1355
1356 mutex_lock(&data->update_lock);
4c82c38a
HG		 1357 f71882fg_write16(data, F71882FG_REG_FAN_FULL_SPEED(nr), val);
1358 data->fan_full_speed[nr] = val;
9ab796eb
MD		 1359 mutex_unlock(&data->update_lock);
1360
1361 return count;
1362}
1363
45fb3669
HG		 1364static ssize_t show_fan_beep(struct device *dev, struct device_attribute
1365 *devattr, char *buf)
1366{
1367 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1368 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1369
1370 if (data->fan_beep & (1 << nr))
1371 return sprintf(buf, "1\n");
1372 else
1373 return sprintf(buf, "0\n");
1374}
1375
1376static ssize_t store_fan_beep(struct device *dev, struct device_attribute
1377 *devattr, const char *buf, size_t count)
1378{
1379 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1380 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1381 unsigned long val;
1382
179c4fdb 1383 err = kstrtoul(buf, 10, &val);
e8a4eaca
GS		 1384 if (err)
1385 return err;
45fb3669
HG		 1386
1387 mutex_lock(&data->update_lock);
ce0bfa5e 1388 data->fan_beep = f71882fg_read8(data, F71882FG_REG_FAN_BEEP);
45fb3669
HG		 1389 if (val)
1390 data->fan_beep |= 1 << nr;
1391 else
1392 data->fan_beep &= ~(1 << nr);
1393
1394 f71882fg_write8(data, F71882FG_REG_FAN_BEEP, data->fan_beep);
1395 mutex_unlock(&data->update_lock);
1396
1397 return count;
1398}
1399
1400static ssize_t show_fan_alarm(struct device *dev, struct device_attribute
1401 *devattr, char *buf)
1402{
1403 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1404 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1405
1406 if (data->fan_status & (1 << nr))
1407 return sprintf(buf, "1\n");
1408 else
1409 return sprintf(buf, "0\n");
1410}
1411
1412static ssize_t show_in(struct device *dev, struct device_attribute *devattr,
1413 char *buf)
1414{
1415 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1416 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1417
1418 return sprintf(buf, "%d\n", data->in[nr] * 8);
1419}
1420
1421static ssize_t show_in_max(struct device *dev, struct device_attribute
1422 *devattr, char *buf)
1423{
1424 struct f71882fg_data *data = f71882fg_update_device(dev);
1425
1426 return sprintf(buf, "%d\n", data->in1_max * 8);
1427}
1428
1429static ssize_t store_in_max(struct device *dev, struct device_attribute
1430 *devattr, const char *buf, size_t count)
1431{
1432 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1433 int err;
1434 long val;
1435
179c4fdb 1436 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1437 if (err)
1438 return err;
1439
1440 val /= 8;
2a844c14 1441 val = clamp_val(val, 0, 255);
45fb3669
HG		 1442
1443 mutex_lock(&data->update_lock);
1444 f71882fg_write8(data, F71882FG_REG_IN1_HIGH, val);
1445 data->in1_max = val;
1446 mutex_unlock(&data->update_lock);
1447
1448 return count;
1449}
1450
1451static ssize_t show_in_beep(struct device *dev, struct device_attribute
1452 *devattr, char *buf)
1453{
1454 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1455 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1456
1457 if (data->in_beep & (1 << nr))
1458 return sprintf(buf, "1\n");
1459 else
1460 return sprintf(buf, "0\n");
1461}
1462
1463static ssize_t store_in_beep(struct device *dev, struct device_attribute
1464 *devattr, const char *buf, size_t count)
1465{
1466 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1467 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1468 unsigned long val;
1469
179c4fdb 1470 err = kstrtoul(buf, 10, &val);
e8a4eaca
GS		 1471 if (err)
1472 return err;
45fb3669
HG		 1473
1474 mutex_lock(&data->update_lock);
ce0bfa5e 1475 data->in_beep = f71882fg_read8(data, F71882FG_REG_IN_BEEP);
45fb3669
HG		 1476 if (val)
1477 data->in_beep |= 1 << nr;
1478 else
1479 data->in_beep &= ~(1 << nr);
1480
1481 f71882fg_write8(data, F71882FG_REG_IN_BEEP, data->in_beep);
1482 mutex_unlock(&data->update_lock);
1483
1484 return count;
1485}
1486
1487static ssize_t show_in_alarm(struct device *dev, struct device_attribute
1488 *devattr, char *buf)
1489{
1490 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1491 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1492
1493 if (data->in_status & (1 << nr))
1494 return sprintf(buf, "1\n");
1495 else
1496 return sprintf(buf, "0\n");
1497}
1498
1499static ssize_t show_temp(struct device *dev, struct device_attribute *devattr,
1500 char *buf)
1501{
1502 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1503 int nr = to_sensor_dev_attr_2(devattr)->index;
09475d32
HG		 1504 int sign, temp;
1505
1506 if (data->type == f71858fg) {
1507 /* TEMP_TABLE_SEL 1 or 3 ? */
1508 if (data->temp_config & 1) {
1509 sign = data->temp[nr] & 0x0001;
1510 temp = (data->temp[nr] >> 5) & 0x7ff;
1511 } else {
1512 sign = data->temp[nr] & 0x8000;
1513 temp = (data->temp[nr] >> 5) & 0x3ff;
1514 }
1515 temp *= 125;
1516 if (sign)
1517 temp -= 128000;
1518 } else
1519 temp = data->temp[nr] * 1000;
45fb3669 1520
09475d32 1521 return sprintf(buf, "%d\n", temp);
45fb3669
HG		 1522}
1523
1524static ssize_t show_temp_max(struct device *dev, struct device_attribute
1525 *devattr, char *buf)
1526{
1527 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1528 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1529
1530 return sprintf(buf, "%d\n", data->temp_high[nr] * 1000);
1531}
1532
1533static ssize_t store_temp_max(struct device *dev, struct device_attribute
1534 *devattr, const char *buf, size_t count)
1535{
1536 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1537 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1538 long val;
1539
179c4fdb 1540 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1541 if (err)
1542 return err;
1543
1544 val /= 1000;
2a844c14 1545 val = clamp_val(val, 0, 255);
45fb3669
HG		 1546
1547 mutex_lock(&data->update_lock);
1548 f71882fg_write8(data, F71882FG_REG_TEMP_HIGH(nr), val);
1549 data->temp_high[nr] = val;
1550 mutex_unlock(&data->update_lock);
1551
1552 return count;
1553}
1554
1555static ssize_t show_temp_max_hyst(struct device *dev, struct device_attribute
1556 *devattr, char *buf)
1557{
1558 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1559 int nr = to_sensor_dev_attr_2(devattr)->index;
ce0bfa5e 1560 int temp_max_hyst;
45fb3669 1561
ce0bfa5e 1562 mutex_lock(&data->update_lock);
bc27490f
HG		 1563 if (nr & 1)
1564 temp_max_hyst = data->temp_hyst[nr / 2] >> 4;
1565 else
1566 temp_max_hyst = data->temp_hyst[nr / 2] & 0x0f;
1567 temp_max_hyst = (data->temp_high[nr] - temp_max_hyst) * 1000;
ce0bfa5e
HG		 1568 mutex_unlock(&data->update_lock);
1569
1570 return sprintf(buf, "%d\n", temp_max_hyst);
45fb3669
HG		 1571}
1572
1573static ssize_t store_temp_max_hyst(struct device *dev, struct device_attribute
1574 *devattr, const char *buf, size_t count)
1575{
1576 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca 1577 int err, nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669 1578 ssize_t ret = count;
ce0bfa5e 1579 u8 reg;
e8a4eaca
GS		 1580 long val;
1581
179c4fdb 1582 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1583 if (err)
1584 return err;
1585
1586 val /= 1000;
45fb3669
HG		 1587
1588 mutex_lock(&data->update_lock);
1589
1590 /* convert abs to relative and check */
ce0bfa5e 1591 data->temp_high[nr] = f71882fg_read8(data, F71882FG_REG_TEMP_HIGH(nr));
2a844c14 1592 val = clamp_val(val, data->temp_high[nr] - 15, data->temp_high[nr]);
45fb3669 1593 val = data->temp_high[nr] - val;
45fb3669
HG		 1594
1595 /* convert value to register contents */
bc27490f
HG		 1596 reg = f71882fg_read8(data, F71882FG_REG_TEMP_HYST(nr / 2));
1597 if (nr & 1)
1598 reg = (reg & 0x0f) | (val << 4);
1599 else
1600 reg = (reg & 0xf0) | val;
1601 f71882fg_write8(data, F71882FG_REG_TEMP_HYST(nr / 2), reg);
1602 data->temp_hyst[nr / 2] = reg;
45fb3669 1603
45fb3669
HG		 1604 mutex_unlock(&data->update_lock);
1605 return ret;
1606}
1607
1608static ssize_t show_temp_crit(struct device *dev, struct device_attribute
1609 *devattr, char *buf)
1610{
1611 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1612 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1613
1614 return sprintf(buf, "%d\n", data->temp_ovt[nr] * 1000);
1615}
1616
1617static ssize_t store_temp_crit(struct device *dev, struct device_attribute
1618 *devattr, const char *buf, size_t count)
1619{
1620 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1621 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1622 long val;
1623
179c4fdb 1624 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1625 if (err)
1626 return err;
1627
1628 val /= 1000;
2a844c14 1629 val = clamp_val(val, 0, 255);
45fb3669
HG		 1630
1631 mutex_lock(&data->update_lock);
1632 f71882fg_write8(data, F71882FG_REG_TEMP_OVT(nr), val);
1633 data->temp_ovt[nr] = val;
1634 mutex_unlock(&data->update_lock);
1635
1636 return count;
1637}
1638
1639static ssize_t show_temp_crit_hyst(struct device *dev, struct device_attribute
1640 *devattr, char *buf)
1641{
1642 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1643 int nr = to_sensor_dev_attr_2(devattr)->index;
ce0bfa5e 1644 int temp_crit_hyst;
45fb3669 1645
ce0bfa5e 1646 mutex_lock(&data->update_lock);
bc27490f
HG		 1647 if (nr & 1)
1648 temp_crit_hyst = data->temp_hyst[nr / 2] >> 4;
1649 else
1650 temp_crit_hyst = data->temp_hyst[nr / 2] & 0x0f;
1651 temp_crit_hyst = (data->temp_ovt[nr] - temp_crit_hyst) * 1000;
ce0bfa5e
HG		 1652 mutex_unlock(&data->update_lock);
1653
1654 return sprintf(buf, "%d\n", temp_crit_hyst);
45fb3669
HG		 1655}
1656
1657static ssize_t show_temp_type(struct device *dev, struct device_attribute
1658 *devattr, char *buf)
1659{
1660 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1661 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669
HG		 1662
1663 return sprintf(buf, "%d\n", data->temp_type[nr]);
1664}
1665
1666static ssize_t show_temp_beep(struct device *dev, struct device_attribute
1667 *devattr, char *buf)
1668{
1669 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1670 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669 1671
7567a043 1672 if (data->temp_beep & (1 << nr))
45fb3669
HG		 1673 return sprintf(buf, "1\n");
1674 else
1675 return sprintf(buf, "0\n");
1676}
1677
1678static ssize_t store_temp_beep(struct device *dev, struct device_attribute
1679 *devattr, const char *buf, size_t count)
1680{
1681 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1682 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1683 unsigned long val;
1684
179c4fdb 1685 err = kstrtoul(buf, 10, &val);
e8a4eaca
GS		 1686 if (err)
1687 return err;
45fb3669
HG		 1688
1689 mutex_lock(&data->update_lock);
ce0bfa5e 1690 data->temp_beep = f71882fg_read8(data, F71882FG_REG_TEMP_BEEP);
45fb3669 1691 if (val)
7567a043 1692 data->temp_beep |= 1 << nr;
45fb3669 1693 else
7567a043 1694 data->temp_beep &= ~(1 << nr);
45fb3669
HG		 1695
1696 f71882fg_write8(data, F71882FG_REG_TEMP_BEEP, data->temp_beep);
1697 mutex_unlock(&data->update_lock);
1698
1699 return count;
1700}
1701
1702static ssize_t show_temp_alarm(struct device *dev, struct device_attribute
1703 *devattr, char *buf)
1704{
1705 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1706 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669 1707
7567a043 1708 if (data->temp_status & (1 << nr))
45fb3669
HG		 1709 return sprintf(buf, "1\n");
1710 else
1711 return sprintf(buf, "0\n");
1712}
1713
1714static ssize_t show_temp_fault(struct device *dev, struct device_attribute
1715 *devattr, char *buf)
1716{
1717 struct f71882fg_data *data = f71882fg_update_device(dev);
bc37ae71 1718 int nr = to_sensor_dev_attr_2(devattr)->index;
45fb3669 1719
7567a043 1720 if (data->temp_diode_open & (1 << nr))
45fb3669
HG		 1721 return sprintf(buf, "1\n");
1722 else
1723 return sprintf(buf, "0\n");
1724}
1725
9ab796eb
MD		 1726static ssize_t show_pwm(struct device *dev,
1727 struct device_attribute *devattr, char *buf)
1728{
1729 struct f71882fg_data *data = f71882fg_update_device(dev);
1730 int val, nr = to_sensor_dev_attr_2(devattr)->index;
ce0bfa5e 1731 mutex_lock(&data->update_lock);
9ab796eb
MD		 1732 if (data->pwm_enable & (1 << (2 * nr)))
1733 /* PWM mode */
1734 val = data->pwm[nr];
1735 else {
1736 /* RPM mode */
9ab796eb
MD		 1737 val = 255 * fan_from_reg(data->fan_target[nr])
1738 / fan_from_reg(data->fan_full_speed[nr]);
9ab796eb 1739 }
ce0bfa5e 1740 mutex_unlock(&data->update_lock);
9ab796eb
MD		 1741 return sprintf(buf, "%d\n", val);
1742}
1743
1744static ssize_t store_pwm(struct device *dev,
1745 struct device_attribute *devattr, const char *buf,
1746 size_t count)
1747{
ce0bfa5e 1748 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1749 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1750 long val;
1751
179c4fdb 1752 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1753 if (err)
1754 return err;
1755
2a844c14 1756 val = clamp_val(val, 0, 255);
9ab796eb
MD		 1757
1758 mutex_lock(&data->update_lock);
ce0bfa5e 1759 data->pwm_enable = f71882fg_read8(data, F71882FG_REG_PWM_ENABLE);
ed4f7c20
HG		 1760 if ((data->type == f8000 && ((data->pwm_enable >> 2 * nr) & 3) != 2) ||
1761 (data->type != f8000 && !((data->pwm_enable >> 2 * nr) & 2))) {
1762 count = -EROFS;
1763 goto leave;
1764 }
9ab796eb
MD		 1765 if (data->pwm_enable & (1 << (2 * nr))) {
1766 /* PWM mode */
1767 f71882fg_write8(data, F71882FG_REG_PWM(nr), val);
1768 data->pwm[nr] = val;
1769 } else {
1770 /* RPM mode */
ce0bfa5e
HG		 1771 int target, full_speed;
1772 full_speed = f71882fg_read16(data,
1773 F71882FG_REG_FAN_FULL_SPEED(nr));
1774 target = fan_to_reg(val * fan_from_reg(full_speed) / 255);
1775 f71882fg_write16(data, F71882FG_REG_FAN_TARGET(nr), target);
1776 data->fan_target[nr] = target;
1777 data->fan_full_speed[nr] = full_speed;
9ab796eb 1778 }
ed4f7c20 1779leave:
9ab796eb
MD		 1780 mutex_unlock(&data->update_lock);
1781
1782 return count;
1783}
1784
629c58ba
HG		 1785static ssize_t show_simple_pwm(struct device *dev,
1786 struct device_attribute *devattr, char *buf)
1787{
1788 struct f71882fg_data *data = f71882fg_update_device(dev);
1789 int val, nr = to_sensor_dev_attr_2(devattr)->index;
1790
1791 val = data->pwm[nr];
1792 return sprintf(buf, "%d\n", val);
1793}
1794
1795static ssize_t store_simple_pwm(struct device *dev,
1796 struct device_attribute *devattr,
1797 const char *buf, size_t count)
1798{
1799 struct f71882fg_data *data = dev_get_drvdata(dev);
1800 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1801 long val;
1802
179c4fdb 1803 err = kstrtol(buf, 10, &val);
629c58ba
HG		 1804 if (err)
1805 return err;
1806
2a844c14 1807 val = clamp_val(val, 0, 255);
629c58ba
HG		 1808
1809 mutex_lock(&data->update_lock);
1810 f71882fg_write8(data, F71882FG_REG_PWM(nr), val);
1811 data->pwm[nr] = val;
1812 mutex_unlock(&data->update_lock);
1813
1814 return count;
1815}
1816
9ab796eb
MD		 1817static ssize_t show_pwm_enable(struct device *dev,
1818 struct device_attribute *devattr, char *buf)
1819{
ed4f7c20 1820 int result = 0;
9ab796eb
MD		 1821 struct f71882fg_data *data = f71882fg_update_device(dev);
1822 int nr = to_sensor_dev_attr_2(devattr)->index;
1823
ed4f7c20
HG		 1824 switch ((data->pwm_enable >> 2 * nr) & 3) {
1825 case 0:
1826 case 1:
1827 result = 2; /* Normal auto mode */
1828 break;
1829 case 2:
1830 result = 1; /* Manual mode */
1831 break;
1832 case 3:
1833 if (data->type == f8000)
1834 result = 3; /* Thermostat mode */
1835 else
1836 result = 1; /* Manual mode */
1837 break;
1838 }
9ab796eb
MD		 1839
1840 return sprintf(buf, "%d\n", result);
1841}
1842
1843static ssize_t store_pwm_enable(struct device *dev, struct device_attribute
1844 *devattr, const char *buf, size_t count)
1845{
1846 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 1847 int err, nr = to_sensor_dev_attr_2(devattr)->index;
1848 long val;
1849
179c4fdb 1850 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1851 if (err)
1852 return err;
9ab796eb 1853
3fc7838a
HG		 1854 /* Special case for F8000 pwm channel 3 which only does auto mode */
1855 if (data->type == f8000 && nr == 2 && val != 2)
1856 return -EINVAL;
1857
9ab796eb 1858 mutex_lock(&data->update_lock);
ce0bfa5e 1859 data->pwm_enable = f71882fg_read8(data, F71882FG_REG_PWM_ENABLE);
ed4f7c20
HG		 1860 /* Special case for F8000 auto PWM mode / Thermostat mode */
1861 if (data->type == f8000 && ((data->pwm_enable >> 2 * nr) & 1)) {
1862 switch (val) {
1863 case 2:
1864 data->pwm_enable &= ~(2 << (2 * nr));
1865 break; /* Normal auto mode */
1866 case 3:
1867 data->pwm_enable |= 2 << (2 * nr);
1868 break; /* Thermostat mode */
1869 default:
1870 count = -EINVAL;
1871 goto leave;
1872 }
1873 } else {
1874 switch (val) {
1875 case 1:
09475d32
HG		 1876 /* The f71858fg does not support manual RPM mode */
1877 if (data->type == f71858fg &&
1878 ((data->pwm_enable >> (2 * nr)) & 1)) {
1879 count = -EINVAL;
1880 goto leave;
1881 }
ed4f7c20
HG		 1882 data->pwm_enable |= 2 << (2 * nr);
1883 break; /* Manual */
1884 case 2:
1885 data->pwm_enable &= ~(2 << (2 * nr));
1886 break; /* Normal auto mode */
1887 default:
1888 count = -EINVAL;
1889 goto leave;
1890 }
9ab796eb 1891 }
9ab796eb 1892 f71882fg_write8(data, F71882FG_REG_PWM_ENABLE, data->pwm_enable);
ed4f7c20 1893leave:
9ab796eb
MD		 1894 mutex_unlock(&data->update_lock);
1895
1896 return count;
1897}
1898
1899static ssize_t show_pwm_auto_point_pwm(struct device *dev,
1900 struct device_attribute *devattr,
1901 char *buf)
1902{
1903 int result;
1904 struct f71882fg_data *data = f71882fg_update_device(dev);
1905 int pwm = to_sensor_dev_attr_2(devattr)->index;
1906 int point = to_sensor_dev_attr_2(devattr)->nr;
1907
ce0bfa5e 1908 mutex_lock(&data->update_lock);
9ab796eb
MD		 1909 if (data->pwm_enable & (1 << (2 * pwm))) {
1910 /* PWM mode */
1911 result = data->pwm_auto_point_pwm[pwm][point];
1912 } else {
1913 /* RPM mode */
1914 result = 32 * 255 / (32 + data->pwm_auto_point_pwm[pwm][point]);
1915 }
ce0bfa5e 1916 mutex_unlock(&data->update_lock);
9ab796eb
MD		 1917
1918 return sprintf(buf, "%d\n", result);
1919}
1920
1921static ssize_t store_pwm_auto_point_pwm(struct device *dev,
1922 struct device_attribute *devattr,
1923 const char *buf, size_t count)
1924{
ce0bfa5e 1925 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca 1926 int err, pwm = to_sensor_dev_attr_2(devattr)->index;
9ab796eb 1927 int point = to_sensor_dev_attr_2(devattr)->nr;
e8a4eaca
GS		 1928 long val;
1929
179c4fdb 1930 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1931 if (err)
1932 return err;
1933
2a844c14 1934 val = clamp_val(val, 0, 255);
9ab796eb
MD		 1935
1936 mutex_lock(&data->update_lock);
ce0bfa5e 1937 data->pwm_enable = f71882fg_read8(data, F71882FG_REG_PWM_ENABLE);
9ab796eb
MD		 1938 if (data->pwm_enable & (1 << (2 * pwm))) {
1939 /* PWM mode */
1940 } else {
1941 /* RPM mode */
1942 if (val < 29) /* Prevent negative numbers */
1943 val = 255;
1944 else
1945 val = (255 - val) * 32 / val;
1946 }
1947 f71882fg_write8(data, F71882FG_REG_POINT_PWM(pwm, point), val);
1948 data->pwm_auto_point_pwm[pwm][point] = val;
1949 mutex_unlock(&data->update_lock);
1950
1951 return count;
1952}
1953
1954static ssize_t show_pwm_auto_point_temp_hyst(struct device *dev,
1955 struct device_attribute *devattr,
1956 char *buf)
1957{
1958 int result = 0;
1959 struct f71882fg_data *data = f71882fg_update_device(dev);
1960 int nr = to_sensor_dev_attr_2(devattr)->index;
1961 int point = to_sensor_dev_attr_2(devattr)->nr;
1962
1963 mutex_lock(&data->update_lock);
bc27490f
HG		 1964 if (nr & 1)
1965 result = data->pwm_auto_point_hyst[nr / 2] >> 4;
1966 else
1967 result = data->pwm_auto_point_hyst[nr / 2] & 0x0f;
9ab796eb
MD		 1968 result = 1000 * (data->pwm_auto_point_temp[nr][point] - result);
1969 mutex_unlock(&data->update_lock);
1970
1971 return sprintf(buf, "%d\n", result);
1972}
1973
1974static ssize_t store_pwm_auto_point_temp_hyst(struct device *dev,
1975 struct device_attribute *devattr,
1976 const char *buf, size_t count)
1977{
ce0bfa5e 1978 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca 1979 int err, nr = to_sensor_dev_attr_2(devattr)->index;
9ab796eb 1980 int point = to_sensor_dev_attr_2(devattr)->nr;
bc27490f 1981 u8 reg;
e8a4eaca
GS		 1982 long val;
1983
179c4fdb 1984 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 1985 if (err)
1986 return err;
1987
1988 val /= 1000;
9ab796eb
MD		 1989
1990 mutex_lock(&data->update_lock);
ce0bfa5e
HG		 1991 data->pwm_auto_point_temp[nr][point] =
1992 f71882fg_read8(data, F71882FG_REG_POINT_TEMP(nr, point));
2a844c14
GR		 1993 val = clamp_val(val, data->pwm_auto_point_temp[nr][point] - 15,
1994 data->pwm_auto_point_temp[nr][point]);
9ab796eb
MD		 1995 val = data->pwm_auto_point_temp[nr][point] - val;
1996
bc27490f
HG		 1997 reg = f71882fg_read8(data, F71882FG_REG_FAN_HYST(nr / 2));
1998 if (nr & 1)
1999 reg = (reg & 0x0f) | (val << 4);
2000 else
2001 reg = (reg & 0xf0) | val;
2002
2003 f71882fg_write8(data, F71882FG_REG_FAN_HYST(nr / 2), reg);
2004 data->pwm_auto_point_hyst[nr / 2] = reg;
9ab796eb
MD		 2005 mutex_unlock(&data->update_lock);
2006
2007 return count;
2008}
2009
2010static ssize_t show_pwm_interpolate(struct device *dev,
2011 struct device_attribute *devattr, char *buf)
2012{
2013 int result;
2014 struct f71882fg_data *data = f71882fg_update_device(dev);
2015 int nr = to_sensor_dev_attr_2(devattr)->index;
2016
2017 result = (data->pwm_auto_point_mapping[nr] >> 4) & 1;
2018
2019 return sprintf(buf, "%d\n", result);
2020}
2021
2022static ssize_t store_pwm_interpolate(struct device *dev,
2023 struct device_attribute *devattr,
2024 const char *buf, size_t count)
2025{
ce0bfa5e 2026 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 2027 int err, nr = to_sensor_dev_attr_2(devattr)->index;
2028 unsigned long val;
2029
179c4fdb 2030 err = kstrtoul(buf, 10, &val);
e8a4eaca
GS		 2031 if (err)
2032 return err;
ce0bfa5e 2033
9ab796eb 2034 mutex_lock(&data->update_lock);
ce0bfa5e
HG		 2035 data->pwm_auto_point_mapping[nr] =
2036 f71882fg_read8(data, F71882FG_REG_POINT_MAPPING(nr));
9ab796eb
MD		 2037 if (val)
2038 val = data->pwm_auto_point_mapping[nr] | (1 << 4);
2039 else
2040 val = data->pwm_auto_point_mapping[nr] & (~(1 << 4));
2041 f71882fg_write8(data, F71882FG_REG_POINT_MAPPING(nr), val);
2042 data->pwm_auto_point_mapping[nr] = val;
2043 mutex_unlock(&data->update_lock);
2044
2045 return count;
2046}
2047
2048static ssize_t show_pwm_auto_point_channel(struct device *dev,
2049 struct device_attribute *devattr,
2050 char *buf)
2051{
2052 int result;
2053 struct f71882fg_data *data = f71882fg_update_device(dev);
2054 int nr = to_sensor_dev_attr_2(devattr)->index;
2055
09475d32
HG		 2056 result = 1 << ((data->pwm_auto_point_mapping[nr] & 3) -
2057 data->temp_start);
9ab796eb
MD		 2058
2059 return sprintf(buf, "%d\n", result);
2060}
2061
2062static ssize_t store_pwm_auto_point_channel(struct device *dev,
2063 struct device_attribute *devattr,
2064 const char *buf, size_t count)
2065{
ce0bfa5e 2066 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca
GS		 2067 int err, nr = to_sensor_dev_attr_2(devattr)->index;
2068 long val;
2069
179c4fdb 2070 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 2071 if (err)
2072 return err;
30453018 2073
9ab796eb
MD		 2074 switch (val) {
2075 case 1:
30453018 2076 val = 0;
9ab796eb
MD		 2077 break;
2078 case 2:
30453018 2079 val = 1;
9ab796eb
MD		 2080 break;
2081 case 4:
30453018 2082 val = 2;
9ab796eb
MD		 2083 break;
2084 default:
2085 return -EINVAL;
2086 }
09475d32 2087 val += data->temp_start;
9ab796eb 2088 mutex_lock(&data->update_lock);
ce0bfa5e
HG		 2089 data->pwm_auto_point_mapping[nr] =
2090 f71882fg_read8(data, F71882FG_REG_POINT_MAPPING(nr));
9ab796eb
MD		 2091 val = (data->pwm_auto_point_mapping[nr] & 0xfc) | val;
2092 f71882fg_write8(data, F71882FG_REG_POINT_MAPPING(nr), val);
2093 data->pwm_auto_point_mapping[nr] = val;
2094 mutex_unlock(&data->update_lock);
2095
2096 return count;
2097}
2098
2099static ssize_t show_pwm_auto_point_temp(struct device *dev,
2100 struct device_attribute *devattr,
2101 char *buf)
2102{
2103 int result;
2104 struct f71882fg_data *data = f71882fg_update_device(dev);
2105 int pwm = to_sensor_dev_attr_2(devattr)->index;
2106 int point = to_sensor_dev_attr_2(devattr)->nr;
2107
2108 result = data->pwm_auto_point_temp[pwm][point];
2109 return sprintf(buf, "%d\n", 1000 * result);
2110}
2111
2112static ssize_t store_pwm_auto_point_temp(struct device *dev,
2113 struct device_attribute *devattr,
2114 const char *buf, size_t count)
2115{
ce0bfa5e 2116 struct f71882fg_data *data = dev_get_drvdata(dev);
e8a4eaca 2117 int err, pwm = to_sensor_dev_attr_2(devattr)->index;
9ab796eb 2118 int point = to_sensor_dev_attr_2(devattr)->nr;
e8a4eaca
GS		 2119 long val;
2120
179c4fdb 2121 err = kstrtol(buf, 10, &val);
e8a4eaca
GS		 2122 if (err)
2123 return err;
2124
2125 val /= 1000;
7669896f 2126
98f7ba19 2127 if (data->auto_point_temp_signed)
2a844c14 2128 val = clamp_val(val, -128, 127);
7669896f 2129 else
2a844c14 2130 val = clamp_val(val, 0, 127);
9ab796eb
MD		 2131
2132 mutex_lock(&data->update_lock);
2133 f71882fg_write8(data, F71882FG_REG_POINT_TEMP(pwm, point), val);
2134 data->pwm_auto_point_temp[pwm][point] = val;
2135 mutex_unlock(&data->update_lock);
2136
2137 return count;
2138}
2139
45fb3669
HG		 2140static ssize_t show_name(struct device *dev, struct device_attribute *devattr,
2141 char *buf)
2142{
498be968
HG		 2143 struct f71882fg_data *data = dev_get_drvdata(dev);
2144 return sprintf(buf, "%s\n", f71882fg_names[data->type]);
45fb3669
HG		 2145}
2146
6c931ae1 2147static int f71882fg_create_sysfs_files(struct platform_device *pdev,
c13548c5
HG		 2148 struct sensor_device_attribute_2 *attr, int count)
2149{
2150 int err, i;
2151
2152 for (i = 0; i < count; i++) {
2153 err = device_create_file(&pdev->dev, &attr[i].dev_attr);
2154 if (err)
2155 return err;
2156 }
2157 return 0;
2158}
45fb3669 2159
fc16c56e
HG		 2160static void f71882fg_remove_sysfs_files(struct platform_device *pdev,
2161 struct sensor_device_attribute_2 *attr, int count)
2162{
2163 int i;
2164
2165 for (i = 0; i < count; i++)
2166 device_remove_file(&pdev->dev, &attr[i].dev_attr);
2167}
2168
6c931ae1 2169static int f71882fg_create_fan_sysfs_files(
6543439f 2170 struct platform_device *pdev, int idx)
9af0794c
HG		 2171{
2172 struct f71882fg_data *data = platform_get_drvdata(pdev);
2173 int err;
2174
6543439f
HG		 2175 /* Sanity check the pwm setting */
2176 err = 0;
2177 switch (data->type) {
2178 case f71858fg:
2179 if (((data->pwm_enable >> (idx * 2)) & 3) == 3)
2180 err = 1;
2181 break;
2182 case f71862fg:
2183 if (((data->pwm_enable >> (idx * 2)) & 1) != 1)
2184 err = 1;
2185 break;
2186 case f8000:
2187 if (idx == 2)
2188 err = data->pwm_enable & 0x20;
2189 break;
2190 default:
2191 break;
2192 }
2193 if (err) {
2194 dev_err(&pdev->dev,
2195 "Invalid (reserved) pwm settings: 0x%02x, "
2196 "skipping fan %d\n",
2197 (data->pwm_enable >> (idx * 2)) & 3, idx + 1);
2198 return 0; /* This is a non fatal condition */
2199 }
2200
9af0794c
HG		 2201 err = f71882fg_create_sysfs_files(pdev, &fxxxx_fan_attr[idx][0],
2202 ARRAY_SIZE(fxxxx_fan_attr[0]));
2203 if (err)
2204 return err;
2205
2206 if (f71882fg_fan_has_beep[data->type]) {
2207 err = f71882fg_create_sysfs_files(pdev,
2208 &fxxxx_fan_beep_attr[idx],
2209 1);
2210 if (err)
2211 return err;
2212 }
2213
6543439f
HG		 2214 dev_info(&pdev->dev, "Fan: %d is in %s mode\n", idx + 1,
2215 (data->pwm_enable & (1 << (2 * idx))) ? "duty-cycle" : "RPM");
2216
2217 /* Check for unsupported auto pwm settings */
2218 switch (data->type) {
2219 case f71808e:
2220 case f71808a:
2221 case f71869:
2222 case f71869a:
2223 case f71889fg:
2224 case f71889ed:
2225 case f71889a:
2226 data->pwm_auto_point_mapping[idx] =
2227 f71882fg_read8(data, F71882FG_REG_POINT_MAPPING(idx));
2228 if ((data->pwm_auto_point_mapping[idx] & 0x80) ||
2229 (data->pwm_auto_point_mapping[idx] & 3) == 0) {
2230 dev_warn(&pdev->dev,
2231 "Auto pwm controlled by raw digital "
2232 "data, disabling pwm auto_point "
2233 "sysfs attributes for fan %d\n", idx + 1);
2234 return 0; /* This is a non fatal condition */
2235 }
2236 break;
2237 default:
2238 break;
2239 }
9af0794c
HG		 2240
2241 switch (data->type) {
2242 case f71862fg:
2243 err = f71882fg_create_sysfs_files(pdev,
2244 &f71862fg_auto_pwm_attr[idx][0],
2245 ARRAY_SIZE(f71862fg_auto_pwm_attr[0]));
2246 break;
2247 case f71808e:
2248 case f71869:
2249 err = f71882fg_create_sysfs_files(pdev,
2250 &f71869_auto_pwm_attr[idx][0],
2251 ARRAY_SIZE(f71869_auto_pwm_attr[0]));
2252 break;
2253 case f8000:
2254 err = f71882fg_create_sysfs_files(pdev,
2255 &f8000_auto_pwm_attr[idx][0],
2256 ARRAY_SIZE(f8000_auto_pwm_attr[0]));
2257 break;
2258 default:
2259 err = f71882fg_create_sysfs_files(pdev,
2260 &fxxxx_auto_pwm_attr[idx][0],
2261 ARRAY_SIZE(fxxxx_auto_pwm_attr[0]));
2262 }
2263
2264 return err;
2265}
2266
6c931ae1 2267static int f71882fg_probe(struct platform_device *pdev)
45fb3669
HG		 2268{
2269 struct f71882fg_data *data;
498be968 2270 struct f71882fg_sio_data *sio_data = pdev->dev.platform_data;
f27def07
JD		 2271 int nr_fans = f71882fg_nr_fans[sio_data->type];
2272 int nr_temps = f71882fg_nr_temps[sio_data->type];
2273 int err, i;
98f7ba19 2274 u8 start_reg, reg;
45fb3669 2275
33cd66e3
GR		 2276 data = devm_kzalloc(&pdev->dev, sizeof(struct f71882fg_data),
2277 GFP_KERNEL);
c13548c5 2278 if (!data)
45fb3669
HG		 2279 return -ENOMEM;
2280
2281 data->addr = platform_get_resource(pdev, IORESOURCE_IO, 0)->start;
498be968 2282 data->type = sio_data->type;
09475d32
HG		 2283 data->temp_start =
2284 (data->type == f71858fg || data->type == f8000) ? 0 : 1;
45fb3669
HG		 2285 mutex_init(&data->update_lock);
2286 platform_set_drvdata(pdev, data);
2287
3cc74758 2288 start_reg = f71882fg_read8(data, F71882FG_REG_START);
12d66e84
HG		 2289 if (start_reg & 0x04) {
2290 dev_warn(&pdev->dev, "Hardware monitor is powered down\n");
33cd66e3 2291 return -ENODEV;
12d66e84 2292 }
3cc74758
HG		 2293 if (!(start_reg & 0x03)) {
2294 dev_warn(&pdev->dev, "Hardware monitoring not activated\n");
33cd66e3 2295 return -ENODEV;
3cc74758
HG		 2296 }
2297
45fb3669 2298 /* Register sysfs interface files */
c13548c5
HG		 2299 err = device_create_file(&pdev->dev, &dev_attr_name);
2300 if (err)
2301 goto exit_unregister_sysfs;
45fb3669 2302
45fb3669 2303 if (start_reg & 0x01) {
ed4f7c20 2304 switch (data->type) {
09475d32
HG		 2305 case f71858fg:
2306 data->temp_config =
2307 f71882fg_read8(data, F71882FG_REG_TEMP_CONFIG);
2308 if (data->temp_config & 0x10)
20eaf724
GR		 2309 /*
2310 * The f71858fg temperature alarms behave as
2311 * the f8000 alarms in this mode
2312 */
09475d32 2313 err = f71882fg_create_sysfs_files(pdev,
0bae6400
HG		 2314 f8000_temp_attr,
2315 ARRAY_SIZE(f8000_temp_attr));
09475d32
HG		 2316 else
2317 err = f71882fg_create_sysfs_files(pdev,
0bae6400
HG		 2318 f71858fg_temp_attr,
2319 ARRAY_SIZE(f71858fg_temp_attr));
ed4f7c20
HG		 2320 break;
2321 case f8000:
2322 err = f71882fg_create_sysfs_files(pdev,
0bae6400
HG		 2323 f8000_temp_attr,
2324 ARRAY_SIZE(f8000_temp_attr));
ed4f7c20 2325 break;
0bae6400
HG		 2326 default:
2327 err = f71882fg_create_sysfs_files(pdev,
60d2b378
HG		 2328 &fxxxx_temp_attr[0][0],
2329 ARRAY_SIZE(fxxxx_temp_attr[0]) * nr_temps);
498be968 2330 }
ed4f7c20
HG		 2331 if (err)
2332 goto exit_unregister_sysfs;
0bae6400 2333
4d53811a 2334 if (f71882fg_temp_has_beep[data->type]) {
78aa4f72
HG		 2335 err = f71882fg_create_sysfs_files(pdev,
2336 &fxxxx_temp_beep_attr[0][0],
2337 ARRAY_SIZE(fxxxx_temp_beep_attr[0])
2338 * nr_temps);
2339 if (err)
2340 goto exit_unregister_sysfs;
2341 }
2342
0bae6400
HG		 2343 for (i = 0; i < F71882FG_MAX_INS; i++) {
2344 if (f71882fg_has_in[data->type][i]) {
2345 err = device_create_file(&pdev->dev,
2346 &fxxxx_in_attr[i].dev_attr);
2347 if (err)
2348 goto exit_unregister_sysfs;
2349 }
2350 }
2351 if (f71882fg_has_in1_alarm[data->type]) {
2352 err = f71882fg_create_sysfs_files(pdev,
2353 fxxxx_in1_alarm_attr,
2354 ARRAY_SIZE(fxxxx_in1_alarm_attr));
2355 if (err)
2356 goto exit_unregister_sysfs;
2357 }
45fb3669
HG		 2358 }
2359
2360 if (start_reg & 0x02) {
98f7ba19 2361 switch (data->type) {
e5e713cb 2362 case f71808e:
629c58ba 2363 case f71808a:
c11bb993 2364 case f71869:
5da556e3 2365 case f71869a:
e5e713cb 2366 /* These always have signed auto point temps */
c11bb993
HG		 2367 data->auto_point_temp_signed = 1;
2368 /* Fall through to select correct fan/pwm reg bank! */
98f7ba19 2369 case f71889fg:
3cad4022 2370 case f71889ed:
a66c1088 2371 case f71889a:
98f7ba19
HG		 2372 reg = f71882fg_read8(data, F71882FG_REG_FAN_FAULT_T);
2373 if (reg & F71882FG_FAN_NEG_TEMP_EN)
2374 data->auto_point_temp_signed = 1;
3cad4022
HG		 2375 /* Ensure banked pwm registers point to right bank */
2376 reg &= ~F71882FG_FAN_PROG_SEL;
2377 f71882fg_write8(data, F71882FG_REG_FAN_FAULT_T, reg);
98f7ba19
HG		 2378 break;
2379 default:
2380 break;
2381 }
2382
996cadb2
HG		 2383 data->pwm_enable =
2384 f71882fg_read8(data, F71882FG_REG_PWM_ENABLE);
2385
9af0794c 2386 for (i = 0; i < nr_fans; i++) {
6543439f 2387 err = f71882fg_create_fan_sysfs_files(pdev, i);
629c58ba
HG		 2388 if (err)
2389 goto exit_unregister_sysfs;
9af0794c
HG		 2390 }
2391
2392 /* Some types have 1 extra fan with limited functionality */
2393 switch (data->type) {
2394 case f71808a:
629c58ba
HG		 2395 err = f71882fg_create_sysfs_files(pdev,
2396 f71808a_fan3_attr,
2397 ARRAY_SIZE(f71808a_fan3_attr));
2398 break;
ed4f7c20
HG		 2399 case f8000:
2400 err = f71882fg_create_sysfs_files(pdev,
2401 f8000_fan_attr,
2402 ARRAY_SIZE(f8000_fan_attr));
2403 break;
e48a7f1a 2404 default:
9af0794c 2405 break;
498be968 2406 }
c13548c5
HG		 2407 if (err)
2408 goto exit_unregister_sysfs;
45fb3669
HG		 2409 }
2410
1beeffe4
TJ		 2411 data->hwmon_dev = hwmon_device_register(&pdev->dev);
2412 if (IS_ERR(data->hwmon_dev)) {
2413 err = PTR_ERR(data->hwmon_dev);
c13548c5 2414 data->hwmon_dev = NULL;
45fb3669
HG		 2415 goto exit_unregister_sysfs;
2416 }
2417
2418 return 0;
2419
2420exit_unregister_sysfs:
c13548c5 2421 f71882fg_remove(pdev); /* Will unregister the sysfs files for us */
3cc74758 2422 return err; /* f71882fg_remove() also frees our data */
45fb3669
HG		 2423 return err;
2424}
2425
c13548c5 2426static int f71882fg_remove(struct platform_device *pdev)
45fb3669 2427{
45fb3669 2428 struct f71882fg_data *data = platform_get_drvdata(pdev);
f27def07
JD		 2429 int nr_fans = f71882fg_nr_fans[data->type];
2430 int nr_temps = f71882fg_nr_temps[data->type];
2431 int i;
fc16c56e 2432 u8 start_reg = f71882fg_read8(data, F71882FG_REG_START);
45fb3669 2433
c13548c5
HG		 2434 if (data->hwmon_dev)
2435 hwmon_device_unregister(data->hwmon_dev);
45fb3669 2436
c13548c5 2437 device_remove_file(&pdev->dev, &dev_attr_name);
45fb3669 2438
fc16c56e
HG		 2439 if (start_reg & 0x01) {
2440 switch (data->type) {
2441 case f71858fg:
2442 if (data->temp_config & 0x10)
2443 f71882fg_remove_sysfs_files(pdev,
0bae6400
HG		 2444 f8000_temp_attr,
2445 ARRAY_SIZE(f8000_temp_attr));
fc16c56e
HG		 2446 else
2447 f71882fg_remove_sysfs_files(pdev,
0bae6400
HG		 2448 f71858fg_temp_attr,
2449 ARRAY_SIZE(f71858fg_temp_attr));
fc16c56e
HG		 2450 break;
2451 case f8000:
2452 f71882fg_remove_sysfs_files(pdev,
0bae6400
HG		 2453 f8000_temp_attr,
2454 ARRAY_SIZE(f8000_temp_attr));
fc16c56e 2455 break;
0bae6400
HG		 2456 default:
2457 f71882fg_remove_sysfs_files(pdev,
60d2b378
HG		 2458 &fxxxx_temp_attr[0][0],
2459 ARRAY_SIZE(fxxxx_temp_attr[0]) * nr_temps);
0bae6400 2460 }
4d53811a 2461 if (f71882fg_temp_has_beep[data->type]) {
78aa4f72
HG		 2462 f71882fg_remove_sysfs_files(pdev,
2463 &fxxxx_temp_beep_attr[0][0],
2464 ARRAY_SIZE(fxxxx_temp_beep_attr[0]) * nr_temps);
2465 }
2466
0bae6400
HG		 2467 for (i = 0; i < F71882FG_MAX_INS; i++) {
2468 if (f71882fg_has_in[data->type][i]) {
2469 device_remove_file(&pdev->dev,
2470 &fxxxx_in_attr[i].dev_attr);
2471 }
2472 }
2473 if (f71882fg_has_in1_alarm[data->type]) {
2474 f71882fg_remove_sysfs_files(pdev,
2475 fxxxx_in1_alarm_attr,
2476 ARRAY_SIZE(fxxxx_in1_alarm_attr));
fc16c56e
HG		 2477 }
2478 }
498be968 2479
fc16c56e
HG		 2480 if (start_reg & 0x02) {
2481 f71882fg_remove_sysfs_files(pdev, &fxxxx_fan_attr[0][0],
2482 ARRAY_SIZE(fxxxx_fan_attr[0]) * nr_fans);
45fb3669 2483
4d53811a 2484 if (f71882fg_fan_has_beep[data->type]) {
fc16c56e
HG		 2485 f71882fg_remove_sysfs_files(pdev,
2486 fxxxx_fan_beep_attr, nr_fans);
78aa4f72 2487 }
66344aa6 2488
fc16c56e 2489 switch (data->type) {
629c58ba
HG		 2490 case f71808a:
2491 f71882fg_remove_sysfs_files(pdev,
2492 &fxxxx_auto_pwm_attr[0][0],
2493 ARRAY_SIZE(fxxxx_auto_pwm_attr[0]) * nr_fans);
2494 f71882fg_remove_sysfs_files(pdev,
2495 f71808a_fan3_attr,
2496 ARRAY_SIZE(f71808a_fan3_attr));
2497 break;
fc16c56e
HG		 2498 case f71862fg:
2499 f71882fg_remove_sysfs_files(pdev,
55840142
HG		 2500 &f71862fg_auto_pwm_attr[0][0],
2501 ARRAY_SIZE(f71862fg_auto_pwm_attr[0]) *
2502 nr_fans);
fc16c56e 2503 break;
e5e713cb 2504 case f71808e:
c11bb993
HG		 2505 case f71869:
2506 f71882fg_remove_sysfs_files(pdev,
55840142
HG		 2507 &f71869_auto_pwm_attr[0][0],
2508 ARRAY_SIZE(f71869_auto_pwm_attr[0]) * nr_fans);
c11bb993 2509 break;
fc16c56e
HG		 2510 case f8000:
2511 f71882fg_remove_sysfs_files(pdev,
2512 f8000_fan_attr,
2513 ARRAY_SIZE(f8000_fan_attr));
2514 f71882fg_remove_sysfs_files(pdev,
55840142
HG		 2515 &f8000_auto_pwm_attr[0][0],
2516 ARRAY_SIZE(f8000_auto_pwm_attr[0]) * nr_fans);
fc16c56e 2517 break;
3cad4022 2518 default:
fc16c56e
HG		 2519 f71882fg_remove_sysfs_files(pdev,
2520 &fxxxx_auto_pwm_attr[0][0],
2521 ARRAY_SIZE(fxxxx_auto_pwm_attr[0]) * nr_fans);
2522 }
2523 }
45fb3669
HG		 2524 return 0;
2525}
2526
0038389a 2527static int __init f71882fg_find(int sioaddr, struct f71882fg_sio_data *sio_data)
45fb3669 2528{
45fb3669 2529 u16 devid;
0038389a 2530 unsigned short address;
cadb8657
GS		 2531 int err = superio_enter(sioaddr);
2532 if (err)
2533 return err;
45fb3669
HG		 2534
2535 devid = superio_inw(sioaddr, SIO_REG_MANID);
2536 if (devid != SIO_FINTEK_ID) {
22d3b412 2537 pr_debug("Not a Fintek device\n");
cadb8657 2538 err = -ENODEV;
45fb3669
HG		 2539 goto exit;
2540 }
2541
67b671bc 2542 devid = force_id ? force_id : superio_inw(sioaddr, SIO_REG_DEVID);
498be968 2543 switch (devid) {
e5e713cb
HG		 2544 case SIO_F71808E_ID:
2545 sio_data->type = f71808e;
2546 break;
629c58ba
HG		 2547 case SIO_F71808A_ID:
2548 sio_data->type = f71808a;
2549 break;
09475d32
HG		 2550 case SIO_F71858_ID:
2551 sio_data->type = f71858fg;
2552 break;
498be968
HG		 2553 case SIO_F71862_ID:
2554 sio_data->type = f71862fg;
2555 break;
c11bb993
HG		 2556 case SIO_F71869_ID:
2557 sio_data->type = f71869;
2558 break;
5da556e3
HG		 2559 case SIO_F71869A_ID:
2560 sio_data->type = f71869a;
2561 break;
498be968
HG		 2562 case SIO_F71882_ID:
2563 sio_data->type = f71882fg;
2564 break;
7669896f
HG		 2565 case SIO_F71889_ID:
2566 sio_data->type = f71889fg;
2567 break;
3cad4022
HG		 2568 case SIO_F71889E_ID:
2569 sio_data->type = f71889ed;
2570 break;
a66c1088
HG		 2571 case SIO_F71889A_ID:
2572 sio_data->type = f71889a;
2573 break;
ed4f7c20
HG		 2574 case SIO_F8000_ID:
2575 sio_data->type = f8000;
2576 break;
383586b1
JD		 2577 case SIO_F81865_ID:
2578 sio_data->type = f81865f;
2579 break;
498be968 2580 default:
22d3b412
JP		 2581 pr_info("Unsupported Fintek device: %04x\n",
2582 (unsigned int)devid);
cadb8657 2583 err = -ENODEV;
45fb3669
HG		 2584 goto exit;
2585 }
2586
09475d32
HG		 2587 if (sio_data->type == f71858fg)
2588 superio_select(sioaddr, SIO_F71858FG_LD_HWM);
2589 else
2590 superio_select(sioaddr, SIO_F71882FG_LD_HWM);
2591
8afb1049 2592 if (!(superio_inb(sioaddr, SIO_REG_ENABLE) & 0x01)) {
22d3b412 2593 pr_warn("Device not activated\n");
cadb8657 2594 err = -ENODEV;
45fb3669
HG		 2595 goto exit;
2596 }
2597
0038389a
GR		 2598 address = superio_inw(sioaddr, SIO_REG_ADDR);
2599 if (address == 0) {
22d3b412 2600 pr_warn("Base address not set\n");
cadb8657 2601 err = -ENODEV;
45fb3669
HG		 2602 goto exit;
2603 }
0038389a 2604 address &= ~(REGION_LENGTH - 1); /* Ignore 3 LSB */
45fb3669 2605
0038389a 2606 err = address;
22d3b412 2607 pr_info("Found %s chip at %#x, revision %d\n",
0038389a 2608 f71882fg_names[sio_data->type], (unsigned int)address,
45fb3669
HG		 2609 (int)superio_inb(sioaddr, SIO_REG_DEVREV));
2610exit:
2611 superio_exit(sioaddr);
2612 return err;
2613}
2614
0038389a
GR		 2615static int __init f71882fg_device_add(int address,
2616 const struct f71882fg_sio_data *sio_data)
45fb3669
HG		 2617{
2618 struct resource res = {
2619 .start = address,
2620 .end = address + REGION_LENGTH - 1,
2621 .flags = IORESOURCE_IO,
2622 };
2623 int err;
2624
2625 f71882fg_pdev = platform_device_alloc(DRVNAME, address);
8afb1049 2626 if (!f71882fg_pdev)
45fb3669
HG		 2627 return -ENOMEM;
2628
2629 res.name = f71882fg_pdev->name;
b9acb64a
JD		 2630 err = acpi_check_resource_conflict(&res);
2631 if (err)
18632f84 2632 goto exit_device_put;
b9acb64a 2633
45fb3669 2634 err = platform_device_add_resources(f71882fg_pdev, &res, 1);
8afb1049 2635 if (err) {
22d3b412 2636 pr_err("Device resource addition failed\n");
45fb3669
HG		 2637 goto exit_device_put;
2638 }
2639
498be968
HG		 2640 err = platform_device_add_data(f71882fg_pdev, sio_data,
2641 sizeof(struct f71882fg_sio_data));
2642 if (err) {
22d3b412 2643 pr_err("Platform data allocation failed\n");
498be968
HG		 2644 goto exit_device_put;
2645 }
2646
45fb3669 2647 err = platform_device_add(f71882fg_pdev);
8afb1049 2648 if (err) {
22d3b412 2649 pr_err("Device addition failed\n");
45fb3669
HG		 2650 goto exit_device_put;
2651 }
2652
2653 return 0;
2654
2655exit_device_put:
2656 platform_device_put(f71882fg_pdev);
2657
2658 return err;
2659}
2660
2661static int __init f71882fg_init(void)
2662{
0038389a
GR		 2663 int err;
2664 int address;
498be968
HG		 2665 struct f71882fg_sio_data sio_data;
2666
2667 memset(&sio_data, 0, sizeof(sio_data));
45fb3669 2668
0038389a
GR		 2669 address = f71882fg_find(0x2e, &sio_data);
2670 if (address < 0)
2671 address = f71882fg_find(0x4e, &sio_data);
2672 if (address < 0)
2673 return address;
45fb3669 2674
c13548c5
HG		 2675 err = platform_driver_register(&f71882fg_driver);
2676 if (err)
0038389a 2677 return err;
45fb3669 2678
498be968 2679 err = f71882fg_device_add(address, &sio_data);
c13548c5 2680 if (err)
45fb3669
HG		 2681 goto exit_driver;
2682
2683 return 0;
2684
2685exit_driver:
2686 platform_driver_unregister(&f71882fg_driver);
45fb3669
HG		 2687 return err;
2688}
2689
2690static void __exit f71882fg_exit(void)
2691{
2692 platform_device_unregister(f71882fg_pdev);
2693 platform_driver_unregister(&f71882fg_driver);
2694}
2695
2696MODULE_DESCRIPTION("F71882FG Hardware Monitoring Driver");
7958e3b4 2697MODULE_AUTHOR("Hans Edgington, Hans de Goede <hdegoede@redhat.com>");
45fb3669
HG		 2698MODULE_LICENSE("GPL");
2699
2700module_init(f71882fg_init);
2701module_exit(f71882fg_exit);
kernel source for telekom puls (alcatel/mediatek)