projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'renesas-soc-r8a7790-for-v3.10' of git://git.kernel.org/pub/scm/linux/kerne...
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
760285e7 35#include <drm/drmP.h>
79e53945 36#include "intel_drv.h"
760285e7 37#include <drm/i915_drm.h>
79e53945 38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
760285e7
DH		 40#include <drm/drm_dp_helper.h>
41#include <drm/drm_crtc_helper.h>
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
0206e353 44bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 45static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 46static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 47
48typedef struct {
0206e353
AJ		 49 /* given values */
50 int n;
51 int m1, m2;
52 int p1, p2;
53 /* derived values */
54 int dot;
55 int vco;
56 int m;
57 int p;
79e53945
JB		 58} intel_clock_t;
59
60typedef struct {
0206e353 61 int min, max;
79e53945
JB		 62} intel_range_t;
63
64typedef struct {
0206e353
AJ		 65 int dot_limit;
66 int p2_slow, p2_fast;
79e53945
JB		 67} intel_p2_t;
68
69#define INTEL_P2_NUM 2
d4906093
ML		 70typedef struct intel_limit intel_limit_t;
71struct intel_limit {
0206e353
AJ		 72 intel_range_t dot, vco, n, m, m1, m2, p, p1;
73 intel_p2_t p2;
74 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
cec2f356 75 int, int, intel_clock_t *, intel_clock_t *);
d4906093 76};
79e53945 77
2377b741
JB		 78/* FDI */
79#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
80
d2acd215
DV		 81int
82intel_pch_rawclk(struct drm_device *dev)
83{
84 struct drm_i915_private *dev_priv = dev->dev_private;
85
86 WARN_ON(!HAS_PCH_SPLIT(dev));
87
88 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
89}
90
d4906093
ML		 91static bool
92intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 93 int target, int refclk, intel_clock_t *match_clock,
94 intel_clock_t *best_clock);
d4906093
ML		 95static bool
96intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 97 int target, int refclk, intel_clock_t *match_clock,
98 intel_clock_t *best_clock);
79e53945 99
a4fc5ed6
KP		 100static bool
101intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 102 int target, int refclk, intel_clock_t *match_clock,
103 intel_clock_t *best_clock);
5eb08b69 104static bool
f2b115e6 105intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 106 int target, int refclk, intel_clock_t *match_clock,
107 intel_clock_t *best_clock);
a4fc5ed6 108
a0c4da24
JB		 109static bool
110intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
111 int target, int refclk, intel_clock_t *match_clock,
112 intel_clock_t *best_clock);
113
021357ac
CW		 114static inline u32 /* units of 100MHz */
115intel_fdi_link_freq(struct drm_device *dev)
116{
8b99e68c
CW		 117 if (IS_GEN5(dev)) {
118 struct drm_i915_private *dev_priv = dev->dev_private;
119 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
120 } else
121 return 27;
021357ac
CW		 122}
123
e4b36699 124static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 125 .dot = { .min = 25000, .max = 350000 },
126 .vco = { .min = 930000, .max = 1400000 },
127 .n = { .min = 3, .max = 16 },
128 .m = { .min = 96, .max = 140 },
129 .m1 = { .min = 18, .max = 26 },
130 .m2 = { .min = 6, .max = 16 },
131 .p = { .min = 4, .max = 128 },
132 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 133 .p2 = { .dot_limit = 165000,
134 .p2_slow = 4, .p2_fast = 2 },
d4906093 135 .find_pll = intel_find_best_PLL,
e4b36699
KP		 136};
137
138static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 139 .dot = { .min = 25000, .max = 350000 },
140 .vco = { .min = 930000, .max = 1400000 },
141 .n = { .min = 3, .max = 16 },
142 .m = { .min = 96, .max = 140 },
143 .m1 = { .min = 18, .max = 26 },
144 .m2 = { .min = 6, .max = 16 },
145 .p = { .min = 4, .max = 128 },
146 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 147 .p2 = { .dot_limit = 165000,
148 .p2_slow = 14, .p2_fast = 7 },
d4906093 149 .find_pll = intel_find_best_PLL,
e4b36699 150};
273e27ca 151
e4b36699 152static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 153 .dot = { .min = 20000, .max = 400000 },
154 .vco = { .min = 1400000, .max = 2800000 },
155 .n = { .min = 1, .max = 6 },
156 .m = { .min = 70, .max = 120 },
4f7dfb67
PJ		 157 .m1 = { .min = 8, .max = 18 },
158 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 159 .p = { .min = 5, .max = 80 },
160 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 161 .p2 = { .dot_limit = 200000,
162 .p2_slow = 10, .p2_fast = 5 },
d4906093 163 .find_pll = intel_find_best_PLL,
e4b36699
KP		 164};
165
166static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 167 .dot = { .min = 20000, .max = 400000 },
168 .vco = { .min = 1400000, .max = 2800000 },
169 .n = { .min = 1, .max = 6 },
170 .m = { .min = 70, .max = 120 },
53a7d2d1
PJ		 171 .m1 = { .min = 8, .max = 18 },
172 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 173 .p = { .min = 7, .max = 98 },
174 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 175 .p2 = { .dot_limit = 112000,
176 .p2_slow = 14, .p2_fast = 7 },
d4906093 177 .find_pll = intel_find_best_PLL,
e4b36699
KP		 178};
179
273e27ca 180
e4b36699 181static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 182 .dot = { .min = 25000, .max = 270000 },
183 .vco = { .min = 1750000, .max = 3500000},
184 .n = { .min = 1, .max = 4 },
185 .m = { .min = 104, .max = 138 },
186 .m1 = { .min = 17, .max = 23 },
187 .m2 = { .min = 5, .max = 11 },
188 .p = { .min = 10, .max = 30 },
189 .p1 = { .min = 1, .max = 3},
190 .p2 = { .dot_limit = 270000,
191 .p2_slow = 10,
192 .p2_fast = 10
044c7c41 193 },
d4906093 194 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 195};
196
197static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 198 .dot = { .min = 22000, .max = 400000 },
199 .vco = { .min = 1750000, .max = 3500000},
200 .n = { .min = 1, .max = 4 },
201 .m = { .min = 104, .max = 138 },
202 .m1 = { .min = 16, .max = 23 },
203 .m2 = { .min = 5, .max = 11 },
204 .p = { .min = 5, .max = 80 },
205 .p1 = { .min = 1, .max = 8},
206 .p2 = { .dot_limit = 165000,
207 .p2_slow = 10, .p2_fast = 5 },
d4906093 208 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 209};
210
211static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 212 .dot = { .min = 20000, .max = 115000 },
213 .vco = { .min = 1750000, .max = 3500000 },
214 .n = { .min = 1, .max = 3 },
215 .m = { .min = 104, .max = 138 },
216 .m1 = { .min = 17, .max = 23 },
217 .m2 = { .min = 5, .max = 11 },
218 .p = { .min = 28, .max = 112 },
219 .p1 = { .min = 2, .max = 8 },
220 .p2 = { .dot_limit = 0,
221 .p2_slow = 14, .p2_fast = 14
044c7c41 222 },
d4906093 223 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 224};
225
226static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 227 .dot = { .min = 80000, .max = 224000 },
228 .vco = { .min = 1750000, .max = 3500000 },
229 .n = { .min = 1, .max = 3 },
230 .m = { .min = 104, .max = 138 },
231 .m1 = { .min = 17, .max = 23 },
232 .m2 = { .min = 5, .max = 11 },
233 .p = { .min = 14, .max = 42 },
234 .p1 = { .min = 2, .max = 6 },
235 .p2 = { .dot_limit = 0,
236 .p2_slow = 7, .p2_fast = 7
044c7c41 237 },
d4906093 238 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 239};
240
241static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 242 .dot = { .min = 161670, .max = 227000 },
243 .vco = { .min = 1750000, .max = 3500000},
244 .n = { .min = 1, .max = 2 },
245 .m = { .min = 97, .max = 108 },
246 .m1 = { .min = 0x10, .max = 0x12 },
247 .m2 = { .min = 0x05, .max = 0x06 },
248 .p = { .min = 10, .max = 20 },
249 .p1 = { .min = 1, .max = 2},
250 .p2 = { .dot_limit = 0,
273e27ca 251 .p2_slow = 10, .p2_fast = 10 },
0206e353 252 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 253};
254
f2b115e6 255static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 256 .dot = { .min = 20000, .max = 400000},
257 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 258 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 259 .n = { .min = 3, .max = 6 },
260 .m = { .min = 2, .max = 256 },
273e27ca 261 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 262 .m1 = { .min = 0, .max = 0 },
263 .m2 = { .min = 0, .max = 254 },
264 .p = { .min = 5, .max = 80 },
265 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 266 .p2 = { .dot_limit = 200000,
267 .p2_slow = 10, .p2_fast = 5 },
6115707b 268 .find_pll = intel_find_best_PLL,
e4b36699
KP		 269};
270
f2b115e6 271static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 272 .dot = { .min = 20000, .max = 400000 },
273 .vco = { .min = 1700000, .max = 3500000 },
274 .n = { .min = 3, .max = 6 },
275 .m = { .min = 2, .max = 256 },
276 .m1 = { .min = 0, .max = 0 },
277 .m2 = { .min = 0, .max = 254 },
278 .p = { .min = 7, .max = 112 },
279 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 280 .p2 = { .dot_limit = 112000,
281 .p2_slow = 14, .p2_fast = 14 },
6115707b 282 .find_pll = intel_find_best_PLL,
e4b36699
KP		 283};
284
273e27ca
EA		 285/* Ironlake / Sandybridge
286 *
287 * We calculate clock using (register_value + 2) for N/M1/M2, so here
288 * the range value for them is (actual_value - 2).
289 */
b91ad0ec 290static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 291 .dot = { .min = 25000, .max = 350000 },
292 .vco = { .min = 1760000, .max = 3510000 },
293 .n = { .min = 1, .max = 5 },
294 .m = { .min = 79, .max = 127 },
295 .m1 = { .min = 12, .max = 22 },
296 .m2 = { .min = 5, .max = 9 },
297 .p = { .min = 5, .max = 80 },
298 .p1 = { .min = 1, .max = 8 },
299 .p2 = { .dot_limit = 225000,
300 .p2_slow = 10, .p2_fast = 5 },
4547668a 301 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 302};
303
b91ad0ec 304static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 305 .dot = { .min = 25000, .max = 350000 },
306 .vco = { .min = 1760000, .max = 3510000 },
307 .n = { .min = 1, .max = 3 },
308 .m = { .min = 79, .max = 118 },
309 .m1 = { .min = 12, .max = 22 },
310 .m2 = { .min = 5, .max = 9 },
311 .p = { .min = 28, .max = 112 },
312 .p1 = { .min = 2, .max = 8 },
313 .p2 = { .dot_limit = 225000,
314 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 315 .find_pll = intel_g4x_find_best_PLL,
316};
317
318static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 319 .dot = { .min = 25000, .max = 350000 },
320 .vco = { .min = 1760000, .max = 3510000 },
321 .n = { .min = 1, .max = 3 },
322 .m = { .min = 79, .max = 127 },
323 .m1 = { .min = 12, .max = 22 },
324 .m2 = { .min = 5, .max = 9 },
325 .p = { .min = 14, .max = 56 },
326 .p1 = { .min = 2, .max = 8 },
327 .p2 = { .dot_limit = 225000,
328 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 329 .find_pll = intel_g4x_find_best_PLL,
330};
331
273e27ca 332/* LVDS 100mhz refclk limits. */
b91ad0ec 333static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 334 .dot = { .min = 25000, .max = 350000 },
335 .vco = { .min = 1760000, .max = 3510000 },
336 .n = { .min = 1, .max = 2 },
337 .m = { .min = 79, .max = 126 },
338 .m1 = { .min = 12, .max = 22 },
339 .m2 = { .min = 5, .max = 9 },
340 .p = { .min = 28, .max = 112 },
0206e353 341 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 342 .p2 = { .dot_limit = 225000,
343 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 344 .find_pll = intel_g4x_find_best_PLL,
345};
346
347static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 348 .dot = { .min = 25000, .max = 350000 },
349 .vco = { .min = 1760000, .max = 3510000 },
350 .n = { .min = 1, .max = 3 },
351 .m = { .min = 79, .max = 126 },
352 .m1 = { .min = 12, .max = 22 },
353 .m2 = { .min = 5, .max = 9 },
354 .p = { .min = 14, .max = 42 },
0206e353 355 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 356 .p2 = { .dot_limit = 225000,
357 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 358 .find_pll = intel_g4x_find_best_PLL,
359};
360
361static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 362 .dot = { .min = 25000, .max = 350000 },
363 .vco = { .min = 1760000, .max = 3510000},
364 .n = { .min = 1, .max = 2 },
365 .m = { .min = 81, .max = 90 },
366 .m1 = { .min = 12, .max = 22 },
367 .m2 = { .min = 5, .max = 9 },
368 .p = { .min = 10, .max = 20 },
369 .p1 = { .min = 1, .max = 2},
370 .p2 = { .dot_limit = 0,
273e27ca 371 .p2_slow = 10, .p2_fast = 10 },
0206e353 372 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 373};
374
a0c4da24
JB		 375static const intel_limit_t intel_limits_vlv_dac = {
376 .dot = { .min = 25000, .max = 270000 },
377 .vco = { .min = 4000000, .max = 6000000 },
378 .n = { .min = 1, .max = 7 },
379 .m = { .min = 22, .max = 450 }, /* guess */
380 .m1 = { .min = 2, .max = 3 },
381 .m2 = { .min = 11, .max = 156 },
382 .p = { .min = 10, .max = 30 },
383 .p1 = { .min = 2, .max = 3 },
384 .p2 = { .dot_limit = 270000,
385 .p2_slow = 2, .p2_fast = 20 },
386 .find_pll = intel_vlv_find_best_pll,
387};
388
389static const intel_limit_t intel_limits_vlv_hdmi = {
390 .dot = { .min = 20000, .max = 165000 },
17dc9257 391 .vco = { .min = 4000000, .max = 5994000},
a0c4da24
JB		 392 .n = { .min = 1, .max = 7 },
393 .m = { .min = 60, .max = 300 }, /* guess */
394 .m1 = { .min = 2, .max = 3 },
395 .m2 = { .min = 11, .max = 156 },
396 .p = { .min = 10, .max = 30 },
397 .p1 = { .min = 2, .max = 3 },
398 .p2 = { .dot_limit = 270000,
399 .p2_slow = 2, .p2_fast = 20 },
400 .find_pll = intel_vlv_find_best_pll,
401};
402
403static const intel_limit_t intel_limits_vlv_dp = {
74a4dd2e
VP		 404 .dot = { .min = 25000, .max = 270000 },
405 .vco = { .min = 4000000, .max = 6000000 },
a0c4da24 406 .n = { .min = 1, .max = 7 },
74a4dd2e 407 .m = { .min = 22, .max = 450 },
a0c4da24
JB		 408 .m1 = { .min = 2, .max = 3 },
409 .m2 = { .min = 11, .max = 156 },
410 .p = { .min = 10, .max = 30 },
411 .p1 = { .min = 2, .max = 3 },
412 .p2 = { .dot_limit = 270000,
413 .p2_slow = 2, .p2_fast = 20 },
414 .find_pll = intel_vlv_find_best_pll,
415};
416
57f350b6
JB		 417u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg)
418{
09153000 419 WARN_ON(!mutex_is_locked(&dev_priv->dpio_lock));
57f350b6 420
57f350b6
JB		 421 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
422 DRM_ERROR("DPIO idle wait timed out\n");
09153000 423 return 0;
57f350b6
JB		 424 }
425
426 I915_WRITE(DPIO_REG, reg);
427 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID |
428 DPIO_BYTE);
429 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
430 DRM_ERROR("DPIO read wait timed out\n");
09153000 431 return 0;
57f350b6 432 }
57f350b6 433
09153000 434 return I915_READ(DPIO_DATA);
57f350b6
JB		 435}
436
a0c4da24
JB		 437static void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
438 u32 val)
439{
09153000 440 WARN_ON(!mutex_is_locked(&dev_priv->dpio_lock));
a0c4da24 441
a0c4da24
JB		 442 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
443 DRM_ERROR("DPIO idle wait timed out\n");
09153000 444 return;
a0c4da24
JB		 445 }
446
447 I915_WRITE(DPIO_DATA, val);
448 I915_WRITE(DPIO_REG, reg);
449 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_WRITE | DPIO_PORTID |
450 DPIO_BYTE);
451 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100))
452 DRM_ERROR("DPIO write wait timed out\n");
a0c4da24
JB		 453}
454
57f350b6
JB		 455static void vlv_init_dpio(struct drm_device *dev)
456{
457 struct drm_i915_private *dev_priv = dev->dev_private;
458
459 /* Reset the DPIO config */
460 I915_WRITE(DPIO_CTL, 0);
461 POSTING_READ(DPIO_CTL);
462 I915_WRITE(DPIO_CTL, 1);
463 POSTING_READ(DPIO_CTL);
464}
465
1b894b59
CW		 466static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
467 int refclk)
2c07245f 468{
b91ad0ec 469 struct drm_device *dev = crtc->dev;
2c07245f 470 const intel_limit_t *limit;
b91ad0ec
ZW		 471
472 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 473 if (intel_is_dual_link_lvds(dev)) {
b91ad0ec 474 /* LVDS dual channel */
1b894b59 475 if (refclk == 100000)
b91ad0ec
ZW		 476 limit = &intel_limits_ironlake_dual_lvds_100m;
477 else
478 limit = &intel_limits_ironlake_dual_lvds;
479 } else {
1b894b59 480 if (refclk == 100000)
b91ad0ec
ZW		 481 limit = &intel_limits_ironlake_single_lvds_100m;
482 else
483 limit = &intel_limits_ironlake_single_lvds;
484 }
485 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
547dc041 486 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
4547668a 487 limit = &intel_limits_ironlake_display_port;
2c07245f 488 else
b91ad0ec 489 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 490
491 return limit;
492}
493
044c7c41
ML		 494static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
495{
496 struct drm_device *dev = crtc->dev;
044c7c41
ML		 497 const intel_limit_t *limit;
498
499 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
1974cad0 500 if (intel_is_dual_link_lvds(dev))
044c7c41 501 /* LVDS with dual channel */
e4b36699 502 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 503 else
504 /* LVDS with dual channel */
e4b36699 505 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 506 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
507 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 508 limit = &intel_limits_g4x_hdmi;
044c7c41 509 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 510 limit = &intel_limits_g4x_sdvo;
0206e353 511 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 512 limit = &intel_limits_g4x_display_port;
044c7c41 513 } else /* The option is for other outputs */
e4b36699 514 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 515
516 return limit;
517}
518
1b894b59 519static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 520{
521 struct drm_device *dev = crtc->dev;
522 const intel_limit_t *limit;
523
bad720ff 524 if (HAS_PCH_SPLIT(dev))
1b894b59 525 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 526 else if (IS_G4X(dev)) {
044c7c41 527 limit = intel_g4x_limit(crtc);
f2b115e6 528 } else if (IS_PINEVIEW(dev)) {
2177832f 529 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 530 limit = &intel_limits_pineview_lvds;
2177832f 531 else
f2b115e6 532 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 533 } else if (IS_VALLEYVIEW(dev)) {
534 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
535 limit = &intel_limits_vlv_dac;
536 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
537 limit = &intel_limits_vlv_hdmi;
538 else
539 limit = &intel_limits_vlv_dp;
a6c45cf0
CW		 540 } else if (!IS_GEN2(dev)) {
541 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
542 limit = &intel_limits_i9xx_lvds;
543 else
544 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 545 } else {
546 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 547 limit = &intel_limits_i8xx_lvds;
79e53945 548 else
e4b36699 549 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 550 }
551 return limit;
552}
553
f2b115e6
AJ		 554/* m1 is reserved as 0 in Pineview, n is a ring counter */
555static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 556{
2177832f
SL		 557 clock->m = clock->m2 + 2;
558 clock->p = clock->p1 * clock->p2;
559 clock->vco = refclk * clock->m / clock->n;
560 clock->dot = clock->vco / clock->p;
561}
562
563static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
564{
f2b115e6
AJ		 565 if (IS_PINEVIEW(dev)) {
566 pineview_clock(refclk, clock);
2177832f
SL		 567 return;
568 }
79e53945
JB		 569 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
570 clock->p = clock->p1 * clock->p2;
571 clock->vco = refclk * clock->m / (clock->n + 2);
572 clock->dot = clock->vco / clock->p;
573}
574
79e53945
JB		 575/**
576 * Returns whether any output on the specified pipe is of the specified type
577 */
4ef69c7a 578bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 579{
4ef69c7a 580 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 581 struct intel_encoder *encoder;
582
6c2b7c12
DV		 583 for_each_encoder_on_crtc(dev, crtc, encoder)
584 if (encoder->type == type)
4ef69c7a
CW		 585 return true;
586
587 return false;
79e53945
JB		 588}
589
7c04d1d9 590#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 591/**
592 * Returns whether the given set of divisors are valid for a given refclk with
593 * the given connectors.
594 */
595
1b894b59
CW		 596static bool intel_PLL_is_valid(struct drm_device *dev,
597 const intel_limit_t *limit,
598 const intel_clock_t *clock)
79e53945 599{
79e53945 600 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 601 INTELPllInvalid("p1 out of range\n");
79e53945 602 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 603 INTELPllInvalid("p out of range\n");
79e53945 604 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 605 INTELPllInvalid("m2 out of range\n");
79e53945 606 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 607 INTELPllInvalid("m1 out of range\n");
f2b115e6 608 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 609 INTELPllInvalid("m1 <= m2\n");
79e53945 610 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 611 INTELPllInvalid("m out of range\n");
79e53945 612 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 613 INTELPllInvalid("n out of range\n");
79e53945 614 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 615 INTELPllInvalid("vco out of range\n");
79e53945
JB		 616 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
617 * connector, etc., rather than just a single range.
618 */
619 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 620 INTELPllInvalid("dot out of range\n");
79e53945
JB		 621
622 return true;
623}
624
d4906093
ML		 625static bool
626intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 627 int target, int refclk, intel_clock_t *match_clock,
628 intel_clock_t *best_clock)
d4906093 629
79e53945
JB		 630{
631 struct drm_device *dev = crtc->dev;
79e53945 632 intel_clock_t clock;
79e53945
JB		 633 int err = target;
634
a210b028 635 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
79e53945 636 /*
a210b028
DV		 637 * For LVDS just rely on its current settings for dual-channel.
638 * We haven't figured out how to reliably set up different
639 * single/dual channel state, if we even can.
79e53945 640 */
1974cad0 641 if (intel_is_dual_link_lvds(dev))
79e53945
JB		 642 clock.p2 = limit->p2.p2_fast;
643 else
644 clock.p2 = limit->p2.p2_slow;
645 } else {
646 if (target < limit->p2.dot_limit)
647 clock.p2 = limit->p2.p2_slow;
648 else
649 clock.p2 = limit->p2.p2_fast;
650 }
651
0206e353 652 memset(best_clock, 0, sizeof(*best_clock));
79e53945 653
42158660
ZY		 654 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
655 clock.m1++) {
656 for (clock.m2 = limit->m2.min;
657 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 658 /* m1 is always 0 in Pineview */
659 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 660 break;
661 for (clock.n = limit->n.min;
662 clock.n <= limit->n.max; clock.n++) {
663 for (clock.p1 = limit->p1.min;
664 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 665 int this_err;
666
2177832f 667 intel_clock(dev, refclk, &clock);
1b894b59
CW		 668 if (!intel_PLL_is_valid(dev, limit,
669 &clock))
79e53945 670 continue;
cec2f356
SP		 671 if (match_clock &&
672 clock.p != match_clock->p)
673 continue;
79e53945
JB		 674
675 this_err = abs(clock.dot - target);
676 if (this_err < err) {
677 *best_clock = clock;
678 err = this_err;
679 }
680 }
681 }
682 }
683 }
684
685 return (err != target);
686}
687
d4906093
ML		 688static bool
689intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 690 int target, int refclk, intel_clock_t *match_clock,
691 intel_clock_t *best_clock)
d4906093
ML		 692{
693 struct drm_device *dev = crtc->dev;
d4906093
ML		 694 intel_clock_t clock;
695 int max_n;
696 bool found;
6ba770dc
AJ		 697 /* approximately equals target * 0.00585 */
698 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 699 found = false;
700
701 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 702 int lvds_reg;
703
c619eed4 704 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 705 lvds_reg = PCH_LVDS;
706 else
707 lvds_reg = LVDS;
1974cad0 708 if (intel_is_dual_link_lvds(dev))
d4906093
ML		 709 clock.p2 = limit->p2.p2_fast;
710 else
711 clock.p2 = limit->p2.p2_slow;
712 } else {
713 if (target < limit->p2.dot_limit)
714 clock.p2 = limit->p2.p2_slow;
715 else
716 clock.p2 = limit->p2.p2_fast;
717 }
718
719 memset(best_clock, 0, sizeof(*best_clock));
720 max_n = limit->n.max;
f77f13e2 721 /* based on hardware requirement, prefer smaller n to precision */
d4906093 722 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 723 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 724 for (clock.m1 = limit->m1.max;
725 clock.m1 >= limit->m1.min; clock.m1--) {
726 for (clock.m2 = limit->m2.max;
727 clock.m2 >= limit->m2.min; clock.m2--) {
728 for (clock.p1 = limit->p1.max;
729 clock.p1 >= limit->p1.min; clock.p1--) {
730 int this_err;
731
2177832f 732 intel_clock(dev, refclk, &clock);
1b894b59
CW		 733 if (!intel_PLL_is_valid(dev, limit,
734 &clock))
d4906093 735 continue;
cec2f356
SP		 736 if (match_clock &&
737 clock.p != match_clock->p)
738 continue;
1b894b59
CW		 739
740 this_err = abs(clock.dot - target);
d4906093
ML		 741 if (this_err < err_most) {
742 *best_clock = clock;
743 err_most = this_err;
744 max_n = clock.n;
745 found = true;
746 }
747 }
748 }
749 }
750 }
2c07245f
ZW		 751 return found;
752}
753
5eb08b69 754static bool
f2b115e6 755intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 756 int target, int refclk, intel_clock_t *match_clock,
757 intel_clock_t *best_clock)
5eb08b69
ZW		 758{
759 struct drm_device *dev = crtc->dev;
760 intel_clock_t clock;
4547668a 761
5eb08b69
ZW		 762 if (target < 200000) {
763 clock.n = 1;
764 clock.p1 = 2;
765 clock.p2 = 10;
766 clock.m1 = 12;
767 clock.m2 = 9;
768 } else {
769 clock.n = 2;
770 clock.p1 = 1;
771 clock.p2 = 10;
772 clock.m1 = 14;
773 clock.m2 = 8;
774 }
775 intel_clock(dev, refclk, &clock);
776 memcpy(best_clock, &clock, sizeof(intel_clock_t));
777 return true;
778}
779
a4fc5ed6
KP		 780/* DisplayPort has only two frequencies, 162MHz and 270MHz */
781static bool
782intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 783 int target, int refclk, intel_clock_t *match_clock,
784 intel_clock_t *best_clock)
a4fc5ed6 785{
5eddb70b
CW		 786 intel_clock_t clock;
787 if (target < 200000) {
788 clock.p1 = 2;
789 clock.p2 = 10;
790 clock.n = 2;
791 clock.m1 = 23;
792 clock.m2 = 8;
793 } else {
794 clock.p1 = 1;
795 clock.p2 = 10;
796 clock.n = 1;
797 clock.m1 = 14;
798 clock.m2 = 2;
799 }
800 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
801 clock.p = (clock.p1 * clock.p2);
802 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
803 clock.vco = 0;
804 memcpy(best_clock, &clock, sizeof(intel_clock_t));
805 return true;
a4fc5ed6 806}
a0c4da24
JB		 807static bool
808intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
809 int target, int refclk, intel_clock_t *match_clock,
810 intel_clock_t *best_clock)
811{
812 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
813 u32 m, n, fastclk;
814 u32 updrate, minupdate, fracbits, p;
815 unsigned long bestppm, ppm, absppm;
816 int dotclk, flag;
817
af447bd3 818 flag = 0;
a0c4da24
JB		 819 dotclk = target * 1000;
820 bestppm = 1000000;
821 ppm = absppm = 0;
822 fastclk = dotclk / (2*100);
823 updrate = 0;
824 minupdate = 19200;
825 fracbits = 1;
826 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
827 bestm1 = bestm2 = bestp1 = bestp2 = 0;
828
829 /* based on hardware requirement, prefer smaller n to precision */
830 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
831 updrate = refclk / n;
832 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
833 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
834 if (p2 > 10)
835 p2 = p2 - 1;
836 p = p1 * p2;
837 /* based on hardware requirement, prefer bigger m1,m2 values */
838 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
839 m2 = (((2*(fastclk * p * n / m1 )) +
840 refclk) / (2*refclk));
841 m = m1 * m2;
842 vco = updrate * m;
843 if (vco >= limit->vco.min && vco < limit->vco.max) {
844 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
845 absppm = (ppm > 0) ? ppm : (-ppm);
846 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
847 bestppm = 0;
848 flag = 1;
849 }
850 if (absppm < bestppm - 10) {
851 bestppm = absppm;
852 flag = 1;
853 }
854 if (flag) {
855 bestn = n;
856 bestm1 = m1;
857 bestm2 = m2;
858 bestp1 = p1;
859 bestp2 = p2;
860 flag = 0;
861 }
862 }
863 }
864 }
865 }
866 }
867 best_clock->n = bestn;
868 best_clock->m1 = bestm1;
869 best_clock->m2 = bestm2;
870 best_clock->p1 = bestp1;
871 best_clock->p2 = bestp2;
872
873 return true;
874}
a4fc5ed6 875
a5c961d1
PZ		 876enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
877 enum pipe pipe)
878{
879 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
880 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
881
882 return intel_crtc->cpu_transcoder;
883}
884
a928d536
PZ		 885static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
886{
887 struct drm_i915_private *dev_priv = dev->dev_private;
888 u32 frame, frame_reg = PIPEFRAME(pipe);
889
890 frame = I915_READ(frame_reg);
891
892 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
893 DRM_DEBUG_KMS("vblank wait timed out\n");
894}
895
9d0498a2
JB		 896/**
897 * intel_wait_for_vblank - wait for vblank on a given pipe
898 * @dev: drm device
899 * @pipe: pipe to wait for
900 *
901 * Wait for vblank to occur on a given pipe. Needed for various bits of
902 * mode setting code.
903 */
904void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 905{
9d0498a2 906 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 907 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 908
a928d536
PZ		 909 if (INTEL_INFO(dev)->gen >= 5) {
910 ironlake_wait_for_vblank(dev, pipe);
911 return;
912 }
913
300387c0
CW		 914 /* Clear existing vblank status. Note this will clear any other
915 * sticky status fields as well.
916 *
917 * This races with i915_driver_irq_handler() with the result
918 * that either function could miss a vblank event. Here it is not
919 * fatal, as we will either wait upon the next vblank interrupt or
920 * timeout. Generally speaking intel_wait_for_vblank() is only
921 * called during modeset at which time the GPU should be idle and
922 * should *not* be performing page flips and thus not waiting on
923 * vblanks...
924 * Currently, the result of us stealing a vblank from the irq
925 * handler is that a single frame will be skipped during swapbuffers.
926 */
927 I915_WRITE(pipestat_reg,
928 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
929
9d0498a2 930 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 931 if (wait_for(I915_READ(pipestat_reg) &
932 PIPE_VBLANK_INTERRUPT_STATUS,
933 50))
9d0498a2
JB		 934 DRM_DEBUG_KMS("vblank wait timed out\n");
935}
936
ab7ad7f6
KP		 937/*
938 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 939 * @dev: drm device
940 * @pipe: pipe to wait for
941 *
942 * After disabling a pipe, we can't wait for vblank in the usual way,
943 * spinning on the vblank interrupt status bit, since we won't actually
944 * see an interrupt when the pipe is disabled.
945 *
ab7ad7f6
KP		 946 * On Gen4 and above:
947 * wait for the pipe register state bit to turn off
948 *
949 * Otherwise:
950 * wait for the display line value to settle (it usually
951 * ends up stopping at the start of the next frame).
58e10eb9 952 *
9d0498a2 953 */
58e10eb9 954void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 955{
956 struct drm_i915_private *dev_priv = dev->dev_private;
702e7a56
PZ		 957 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
958 pipe);
ab7ad7f6
KP		 959
960 if (INTEL_INFO(dev)->gen >= 4) {
702e7a56 961 int reg = PIPECONF(cpu_transcoder);
ab7ad7f6
KP		 962
963 /* Wait for the Pipe State to go off */
58e10eb9
CW		 964 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
965 100))
284637d9 966 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 967 } else {
837ba00f 968 u32 last_line, line_mask;
58e10eb9 969 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 970 unsigned long timeout = jiffies + msecs_to_jiffies(100);
971
837ba00f
PZ		 972 if (IS_GEN2(dev))
973 line_mask = DSL_LINEMASK_GEN2;
974 else
975 line_mask = DSL_LINEMASK_GEN3;
976
ab7ad7f6
KP		 977 /* Wait for the display line to settle */
978 do {
837ba00f 979 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 980 mdelay(5);
837ba00f 981 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 982 time_after(timeout, jiffies));
983 if (time_after(jiffies, timeout))
284637d9 984 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 985 }
79e53945
JB		 986}
987
b0ea7d37
DL		 988/*
989 * ibx_digital_port_connected - is the specified port connected?
990 * @dev_priv: i915 private structure
991 * @port: the port to test
992 *
993 * Returns true if @port is connected, false otherwise.
994 */
995bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
996 struct intel_digital_port *port)
997{
998 u32 bit;
999
c36346e3
DL		 1000 if (HAS_PCH_IBX(dev_priv->dev)) {
1001 switch(port->port) {
1002 case PORT_B:
1003 bit = SDE_PORTB_HOTPLUG;
1004 break;
1005 case PORT_C:
1006 bit = SDE_PORTC_HOTPLUG;
1007 break;
1008 case PORT_D:
1009 bit = SDE_PORTD_HOTPLUG;
1010 break;
1011 default:
1012 return true;
1013 }
1014 } else {
1015 switch(port->port) {
1016 case PORT_B:
1017 bit = SDE_PORTB_HOTPLUG_CPT;
1018 break;
1019 case PORT_C:
1020 bit = SDE_PORTC_HOTPLUG_CPT;
1021 break;
1022 case PORT_D:
1023 bit = SDE_PORTD_HOTPLUG_CPT;
1024 break;
1025 default:
1026 return true;
1027 }
b0ea7d37
DL		 1028 }
1029
1030 return I915_READ(SDEISR) & bit;
1031}
1032
b24e7179
JB		 1033static const char *state_string(bool enabled)
1034{
1035 return enabled ? "on" : "off";
1036}
1037
1038/* Only for pre-ILK configs */
1039static void assert_pll(struct drm_i915_private *dev_priv,
1040 enum pipe pipe, bool state)
1041{
1042 int reg;
1043 u32 val;
1044 bool cur_state;
1045
1046 reg = DPLL(pipe);
1047 val = I915_READ(reg);
1048 cur_state = !!(val & DPLL_VCO_ENABLE);
1049 WARN(cur_state != state,
1050 "PLL state assertion failure (expected %s, current %s)\n",
1051 state_string(state), state_string(cur_state));
1052}
1053#define assert_pll_enabled(d, p) assert_pll(d, p, true)
1054#define assert_pll_disabled(d, p) assert_pll(d, p, false)
1055
040484af
JB		 1056/* For ILK+ */
1057static void assert_pch_pll(struct drm_i915_private *dev_priv,
92b27b08
CW		 1058 struct intel_pch_pll *pll,
1059 struct intel_crtc *crtc,
1060 bool state)
040484af 1061{
040484af
JB		 1062 u32 val;
1063 bool cur_state;
1064
9d82aa17
ED		 1065 if (HAS_PCH_LPT(dev_priv->dev)) {
1066 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1067 return;
1068 }
1069
92b27b08
CW		 1070 if (WARN (!pll,
1071 "asserting PCH PLL %s with no PLL\n", state_string(state)))
ee7b9f93 1072 return;
ee7b9f93 1073
92b27b08
CW		 1074 val = I915_READ(pll->pll_reg);
1075 cur_state = !!(val & DPLL_VCO_ENABLE);
1076 WARN(cur_state != state,
1077 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1078 pll->pll_reg, state_string(state), state_string(cur_state), val);
1079
1080 /* Make sure the selected PLL is correctly attached to the transcoder */
1081 if (crtc && HAS_PCH_CPT(dev_priv->dev)) {
d3ccbe86
JB		 1082 u32 pch_dpll;
1083
1084 pch_dpll = I915_READ(PCH_DPLL_SEL);
92b27b08
CW		 1085 cur_state = pll->pll_reg == _PCH_DPLL_B;
1086 if (!WARN(((pch_dpll >> (4 * crtc->pipe)) & 1) != cur_state,
1087 "PLL[%d] not attached to this transcoder %d: %08x\n",
1088 cur_state, crtc->pipe, pch_dpll)) {
1089 cur_state = !!(val >> (4*crtc->pipe + 3));
1090 WARN(cur_state != state,
1091 "PLL[%d] not %s on this transcoder %d: %08x\n",
1092 pll->pll_reg == _PCH_DPLL_B,
1093 state_string(state),
1094 crtc->pipe,
1095 val);
1096 }
d3ccbe86 1097 }
040484af 1098}
92b27b08
CW		 1099#define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1100#define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
040484af
JB		 1101
1102static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1103 enum pipe pipe, bool state)
1104{
1105 int reg;
1106 u32 val;
1107 bool cur_state;
ad80a810
PZ		 1108 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1109 pipe);
040484af 1110
affa9354
PZ		 1111 if (HAS_DDI(dev_priv->dev)) {
1112 /* DDI does not have a specific FDI_TX register */
ad80a810 1113 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
bf507ef7 1114 val = I915_READ(reg);
ad80a810 1115 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
bf507ef7
ED		 1116 } else {
1117 reg = FDI_TX_CTL(pipe);
1118 val = I915_READ(reg);
1119 cur_state = !!(val & FDI_TX_ENABLE);
1120 }
040484af
JB		 1121 WARN(cur_state != state,
1122 "FDI TX state assertion failure (expected %s, current %s)\n",
1123 state_string(state), state_string(cur_state));
1124}
1125#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1126#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1127
1128static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1129 enum pipe pipe, bool state)
1130{
1131 int reg;
1132 u32 val;
1133 bool cur_state;
1134
d63fa0dc
PZ		 1135 reg = FDI_RX_CTL(pipe);
1136 val = I915_READ(reg);
1137 cur_state = !!(val & FDI_RX_ENABLE);
040484af
JB		 1138 WARN(cur_state != state,
1139 "FDI RX state assertion failure (expected %s, current %s)\n",
1140 state_string(state), state_string(cur_state));
1141}
1142#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1143#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1144
1145static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1146 enum pipe pipe)
1147{
1148 int reg;
1149 u32 val;
1150
1151 /* ILK FDI PLL is always enabled */
1152 if (dev_priv->info->gen == 5)
1153 return;
1154
bf507ef7 1155 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
affa9354 1156 if (HAS_DDI(dev_priv->dev))
bf507ef7
ED		 1157 return;
1158
040484af
JB		 1159 reg = FDI_TX_CTL(pipe);
1160 val = I915_READ(reg);
1161 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1162}
1163
1164static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
1165 enum pipe pipe)
1166{
1167 int reg;
1168 u32 val;
1169
1170 reg = FDI_RX_CTL(pipe);
1171 val = I915_READ(reg);
1172 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
1173}
1174
ea0760cf
JB		 1175static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1176 enum pipe pipe)
1177{
1178 int pp_reg, lvds_reg;
1179 u32 val;
1180 enum pipe panel_pipe = PIPE_A;
0de3b485 1181 bool locked = true;
ea0760cf
JB		 1182
1183 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1184 pp_reg = PCH_PP_CONTROL;
1185 lvds_reg = PCH_LVDS;
1186 } else {
1187 pp_reg = PP_CONTROL;
1188 lvds_reg = LVDS;
1189 }
1190
1191 val = I915_READ(pp_reg);
1192 if (!(val & PANEL_POWER_ON) ||
1193 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1194 locked = false;
1195
1196 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1197 panel_pipe = PIPE_B;
1198
1199 WARN(panel_pipe == pipe && locked,
1200 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1201 pipe_name(pipe));
ea0760cf
JB		 1202}
1203
b840d907
JB		 1204void assert_pipe(struct drm_i915_private *dev_priv,
1205 enum pipe pipe, bool state)
b24e7179
JB		 1206{
1207 int reg;
1208 u32 val;
63d7bbe9 1209 bool cur_state;
702e7a56
PZ		 1210 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1211 pipe);
b24e7179 1212
8e636784
DV		 1213 /* if we need the pipe A quirk it must be always on */
1214 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1215 state = true;
1216
69310161
PZ		 1217 if (IS_HASWELL(dev_priv->dev) && cpu_transcoder != TRANSCODER_EDP &&
1218 !(I915_READ(HSW_PWR_WELL_DRIVER) & HSW_PWR_WELL_ENABLE)) {
1219 cur_state = false;
1220 } else {
1221 reg = PIPECONF(cpu_transcoder);
1222 val = I915_READ(reg);
1223 cur_state = !!(val & PIPECONF_ENABLE);
1224 }
1225
63d7bbe9
JB		 1226 WARN(cur_state != state,
1227 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1228 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1229}
1230
931872fc
CW		 1231static void assert_plane(struct drm_i915_private *dev_priv,
1232 enum plane plane, bool state)
b24e7179
JB		 1233{
1234 int reg;
1235 u32 val;
931872fc 1236 bool cur_state;
b24e7179
JB		 1237
1238 reg = DSPCNTR(plane);
1239 val = I915_READ(reg);
931872fc
CW		 1240 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1241 WARN(cur_state != state,
1242 "plane %c assertion failure (expected %s, current %s)\n",
1243 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1244}
1245
931872fc
CW		 1246#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1247#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1248
b24e7179
JB		 1249static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1250 enum pipe pipe)
1251{
1252 int reg, i;
1253 u32 val;
1254 int cur_pipe;
1255
19ec1358 1256 /* Planes are fixed to pipes on ILK+ */
28c05794
AJ		 1257 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1258 reg = DSPCNTR(pipe);
1259 val = I915_READ(reg);
1260 WARN((val & DISPLAY_PLANE_ENABLE),
1261 "plane %c assertion failure, should be disabled but not\n",
1262 plane_name(pipe));
19ec1358 1263 return;
28c05794 1264 }
19ec1358 1265
b24e7179
JB		 1266 /* Need to check both planes against the pipe */
1267 for (i = 0; i < 2; i++) {
1268 reg = DSPCNTR(i);
1269 val = I915_READ(reg);
1270 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1271 DISPPLANE_SEL_PIPE_SHIFT;
1272 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1273 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1274 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1275 }
1276}
1277
92f2584a
JB		 1278static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1279{
1280 u32 val;
1281 bool enabled;
1282
9d82aa17
ED		 1283 if (HAS_PCH_LPT(dev_priv->dev)) {
1284 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1285 return;
1286 }
1287
92f2584a
JB		 1288 val = I915_READ(PCH_DREF_CONTROL);
1289 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1290 DREF_SUPERSPREAD_SOURCE_MASK));
1291 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1292}
1293
1294static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
1295 enum pipe pipe)
1296{
1297 int reg;
1298 u32 val;
1299 bool enabled;
1300
1301 reg = TRANSCONF(pipe);
1302 val = I915_READ(reg);
1303 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1304 WARN(enabled,
1305 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1306 pipe_name(pipe));
92f2584a
JB		 1307}
1308
4e634389
KP		 1309static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1310 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1311{
1312 if ((val & DP_PORT_EN) == 0)
1313 return false;
1314
1315 if (HAS_PCH_CPT(dev_priv->dev)) {
1316 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1317 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1318 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1319 return false;
1320 } else {
1321 if ((val & DP_PIPE_MASK) != (pipe << 30))
1322 return false;
1323 }
1324 return true;
1325}
1326
1519b995
KP		 1327static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1328 enum pipe pipe, u32 val)
1329{
1330 if ((val & PORT_ENABLE) == 0)
1331 return false;
1332
1333 if (HAS_PCH_CPT(dev_priv->dev)) {
1334 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1335 return false;
1336 } else {
1337 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1338 return false;
1339 }
1340 return true;
1341}
1342
1343static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1344 enum pipe pipe, u32 val)
1345{
1346 if ((val & LVDS_PORT_EN) == 0)
1347 return false;
1348
1349 if (HAS_PCH_CPT(dev_priv->dev)) {
1350 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1351 return false;
1352 } else {
1353 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1354 return false;
1355 }
1356 return true;
1357}
1358
1359static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1360 enum pipe pipe, u32 val)
1361{
1362 if ((val & ADPA_DAC_ENABLE) == 0)
1363 return false;
1364 if (HAS_PCH_CPT(dev_priv->dev)) {
1365 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1366 return false;
1367 } else {
1368 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1369 return false;
1370 }
1371 return true;
1372}
1373
291906f1 1374static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1375 enum pipe pipe, int reg, u32 port_sel)
291906f1 1376{
47a05eca 1377 u32 val = I915_READ(reg);
4e634389 1378 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1379 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1380 reg, pipe_name(pipe));
de9a35ab 1381
75c5da27
DV		 1382 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
1383 && (val & DP_PIPEB_SELECT),
de9a35ab 1384 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1385}
1386
1387static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1388 enum pipe pipe, int reg)
1389{
47a05eca 1390 u32 val = I915_READ(reg);
b70ad586 1391 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1392 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1393 reg, pipe_name(pipe));
de9a35ab 1394
75c5da27
DV		 1395 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & PORT_ENABLE) == 0
1396 && (val & SDVO_PIPE_B_SELECT),
de9a35ab 1397 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1398}
1399
1400static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1401 enum pipe pipe)
1402{
1403 int reg;
1404 u32 val;
291906f1 1405
f0575e92
KP		 1406 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1407 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1408 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1409
1410 reg = PCH_ADPA;
1411 val = I915_READ(reg);
b70ad586 1412 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1413 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1414 pipe_name(pipe));
291906f1
JB		 1415
1416 reg = PCH_LVDS;
1417 val = I915_READ(reg);
b70ad586 1418 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1419 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1420 pipe_name(pipe));
291906f1
JB		 1421
1422 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1423 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1424 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1425}
1426
63d7bbe9
JB		 1427/**
1428 * intel_enable_pll - enable a PLL
1429 * @dev_priv: i915 private structure
1430 * @pipe: pipe PLL to enable
1431 *
1432 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1433 * make sure the PLL reg is writable first though, since the panel write
1434 * protect mechanism may be enabled.
1435 *
1436 * Note! This is for pre-ILK only.
7434a255
TR		 1437 *
1438 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
63d7bbe9
JB		 1439 */
1440static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1441{
1442 int reg;
1443 u32 val;
1444
1445 /* No really, not for ILK+ */
a0c4da24 1446 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev) && dev_priv->info->gen >= 5);
63d7bbe9
JB		 1447
1448 /* PLL is protected by panel, make sure we can write it */
1449 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1450 assert_panel_unlocked(dev_priv, pipe);
1451
1452 reg = DPLL(pipe);
1453 val = I915_READ(reg);
1454 val |= DPLL_VCO_ENABLE;
1455
1456 /* We do this three times for luck */
1457 I915_WRITE(reg, val);
1458 POSTING_READ(reg);
1459 udelay(150); /* wait for warmup */
1460 I915_WRITE(reg, val);
1461 POSTING_READ(reg);
1462 udelay(150); /* wait for warmup */
1463 I915_WRITE(reg, val);
1464 POSTING_READ(reg);
1465 udelay(150); /* wait for warmup */
1466}
1467
1468/**
1469 * intel_disable_pll - disable a PLL
1470 * @dev_priv: i915 private structure
1471 * @pipe: pipe PLL to disable
1472 *
1473 * Disable the PLL for @pipe, making sure the pipe is off first.
1474 *
1475 * Note! This is for pre-ILK only.
1476 */
1477static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1478{
1479 int reg;
1480 u32 val;
1481
1482 /* Don't disable pipe A or pipe A PLLs if needed */
1483 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1484 return;
1485
1486 /* Make sure the pipe isn't still relying on us */
1487 assert_pipe_disabled(dev_priv, pipe);
1488
1489 reg = DPLL(pipe);
1490 val = I915_READ(reg);
1491 val &= ~DPLL_VCO_ENABLE;
1492 I915_WRITE(reg, val);
1493 POSTING_READ(reg);
1494}
1495
a416edef
ED		 1496/* SBI access */
1497static void
988d6ee8
PZ		 1498intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
1499 enum intel_sbi_destination destination)
a416edef 1500{
988d6ee8 1501 u32 tmp;
a416edef 1502
09153000 1503 WARN_ON(!mutex_is_locked(&dev_priv->dpio_lock));
a416edef 1504
39fb50f6 1505 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1506 100)) {
1507 DRM_ERROR("timeout waiting for SBI to become ready\n");
09153000 1508 return;
a416edef
ED		 1509 }
1510
988d6ee8
PZ		 1511 I915_WRITE(SBI_ADDR, (reg << 16));
1512 I915_WRITE(SBI_DATA, value);
1513
1514 if (destination == SBI_ICLK)
1515 tmp = SBI_CTL_DEST_ICLK | SBI_CTL_OP_CRWR;
1516 else
1517 tmp = SBI_CTL_DEST_MPHY | SBI_CTL_OP_IOWR;
1518 I915_WRITE(SBI_CTL_STAT, SBI_BUSY | tmp);
a416edef 1519
39fb50f6 1520 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1521 100)) {
1522 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
09153000 1523 return;
a416edef 1524 }
a416edef
ED		 1525}
1526
1527static u32
988d6ee8
PZ		 1528intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
1529 enum intel_sbi_destination destination)
a416edef 1530{
39fb50f6 1531 u32 value = 0;
09153000 1532 WARN_ON(!mutex_is_locked(&dev_priv->dpio_lock));
a416edef 1533
39fb50f6 1534 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1535 100)) {
1536 DRM_ERROR("timeout waiting for SBI to become ready\n");
09153000 1537 return 0;
a416edef
ED		 1538 }
1539
988d6ee8
PZ		 1540 I915_WRITE(SBI_ADDR, (reg << 16));
1541
1542 if (destination == SBI_ICLK)
1543 value = SBI_CTL_DEST_ICLK | SBI_CTL_OP_CRRD;
1544 else
1545 value = SBI_CTL_DEST_MPHY | SBI_CTL_OP_IORD;
1546 I915_WRITE(SBI_CTL_STAT, value | SBI_BUSY);
a416edef 1547
39fb50f6 1548 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1549 100)) {
1550 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
09153000 1551 return 0;
a416edef
ED		 1552 }
1553
09153000 1554 return I915_READ(SBI_DATA);
a416edef
ED		 1555}
1556
92f2584a 1557/**
b6b4e185 1558 * ironlake_enable_pch_pll - enable PCH PLL
92f2584a
JB		 1559 * @dev_priv: i915 private structure
1560 * @pipe: pipe PLL to enable
1561 *
1562 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1563 * drives the transcoder clock.
1564 */
b6b4e185 1565static void ironlake_enable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1566{
ee7b9f93 1567 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
48da64a8 1568 struct intel_pch_pll *pll;
92f2584a
JB		 1569 int reg;
1570 u32 val;
1571
48da64a8 1572 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1573 BUG_ON(dev_priv->info->gen < 5);
48da64a8
CW		 1574 pll = intel_crtc->pch_pll;
1575 if (pll == NULL)
1576 return;
1577
1578 if (WARN_ON(pll->refcount == 0))
1579 return;
ee7b9f93
JB		 1580
1581 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1582 pll->pll_reg, pll->active, pll->on,
1583 intel_crtc->base.base.id);
92f2584a
JB		 1584
1585 /* PCH refclock must be enabled first */
1586 assert_pch_refclk_enabled(dev_priv);
1587
ee7b9f93 1588 if (pll->active++ && pll->on) {
92b27b08 1589 assert_pch_pll_enabled(dev_priv, pll, NULL);
ee7b9f93
JB		 1590 return;
1591 }
1592
1593 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg);
1594
1595 reg = pll->pll_reg;
92f2584a
JB		 1596 val = I915_READ(reg);
1597 val |= DPLL_VCO_ENABLE;
1598 I915_WRITE(reg, val);
1599 POSTING_READ(reg);
1600 udelay(200);
ee7b9f93
JB		 1601
1602 pll->on = true;
92f2584a
JB		 1603}
1604
ee7b9f93 1605static void intel_disable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1606{
ee7b9f93
JB		 1607 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
1608 struct intel_pch_pll *pll = intel_crtc->pch_pll;
92f2584a 1609 int reg;
ee7b9f93 1610 u32 val;
4c609cb8 1611
92f2584a
JB		 1612 /* PCH only available on ILK+ */
1613 BUG_ON(dev_priv->info->gen < 5);
ee7b9f93
JB		 1614 if (pll == NULL)
1615 return;
92f2584a 1616
48da64a8
CW		 1617 if (WARN_ON(pll->refcount == 0))
1618 return;
7a419866 1619
ee7b9f93
JB		 1620 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1621 pll->pll_reg, pll->active, pll->on,
1622 intel_crtc->base.base.id);
7a419866 1623
48da64a8 1624 if (WARN_ON(pll->active == 0)) {
92b27b08 1625 assert_pch_pll_disabled(dev_priv, pll, NULL);
48da64a8
CW		 1626 return;
1627 }
1628
ee7b9f93 1629 if (--pll->active) {
92b27b08 1630 assert_pch_pll_enabled(dev_priv, pll, NULL);
7a419866 1631 return;
ee7b9f93
JB		 1632 }
1633
1634 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg);
1635
1636 /* Make sure transcoder isn't still depending on us */
1637 assert_transcoder_disabled(dev_priv, intel_crtc->pipe);
7a419866 1638
ee7b9f93 1639 reg = pll->pll_reg;
92f2584a
JB		 1640 val = I915_READ(reg);
1641 val &= ~DPLL_VCO_ENABLE;
1642 I915_WRITE(reg, val);
1643 POSTING_READ(reg);
1644 udelay(200);
ee7b9f93
JB		 1645
1646 pll->on = false;
92f2584a
JB		 1647}
1648
b8a4f404
PZ		 1649static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1650 enum pipe pipe)
040484af 1651{
23670b32 1652 struct drm_device *dev = dev_priv->dev;
7c26e5c6 1653 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
23670b32 1654 uint32_t reg, val, pipeconf_val;
040484af
JB		 1655
1656 /* PCH only available on ILK+ */
1657 BUG_ON(dev_priv->info->gen < 5);
1658
1659 /* Make sure PCH DPLL is enabled */
92b27b08
CW		 1660 assert_pch_pll_enabled(dev_priv,
1661 to_intel_crtc(crtc)->pch_pll,
1662 to_intel_crtc(crtc));
040484af
JB		 1663
1664 /* FDI must be feeding us bits for PCH ports */
1665 assert_fdi_tx_enabled(dev_priv, pipe);
1666 assert_fdi_rx_enabled(dev_priv, pipe);
1667
23670b32
DV		 1668 if (HAS_PCH_CPT(dev)) {
1669 /* Workaround: Set the timing override bit before enabling the
1670 * pch transcoder. */
1671 reg = TRANS_CHICKEN2(pipe);
1672 val = I915_READ(reg);
1673 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1674 I915_WRITE(reg, val);
59c859d6 1675 }
23670b32 1676
040484af
JB		 1677 reg = TRANSCONF(pipe);
1678 val = I915_READ(reg);
5f7f726d 1679 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1680
1681 if (HAS_PCH_IBX(dev_priv->dev)) {
1682 /*
1683 * make the BPC in transcoder be consistent with
1684 * that in pipeconf reg.
1685 */
dfd07d72
DV		 1686 val &= ~PIPECONF_BPC_MASK;
1687 val |= pipeconf_val & PIPECONF_BPC_MASK;
e9bcff5c 1688 }
5f7f726d
PZ		 1689
1690 val &= ~TRANS_INTERLACE_MASK;
1691 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1692 if (HAS_PCH_IBX(dev_priv->dev) &&
1693 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1694 val |= TRANS_LEGACY_INTERLACED_ILK;
1695 else
1696 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1697 else
1698 val |= TRANS_PROGRESSIVE;
1699
040484af
JB		 1700 I915_WRITE(reg, val | TRANS_ENABLE);
1701 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1702 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1703}
1704
8fb033d7 1705static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
937bb610 1706 enum transcoder cpu_transcoder)
040484af 1707{
8fb033d7 1708 u32 val, pipeconf_val;
8fb033d7
PZ		 1709
1710 /* PCH only available on ILK+ */
1711 BUG_ON(dev_priv->info->gen < 5);
1712
8fb033d7 1713 /* FDI must be feeding us bits for PCH ports */
1a240d4d 1714 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
937bb610 1715 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
8fb033d7 1716
223a6fdf
PZ		 1717 /* Workaround: set timing override bit. */
1718 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1719 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf
PZ		 1720 I915_WRITE(_TRANSA_CHICKEN2, val);
1721
25f3ef11 1722 val = TRANS_ENABLE;
937bb610 1723 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
8fb033d7 1724
9a76b1c6
PZ		 1725 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
1726 PIPECONF_INTERLACED_ILK)
a35f2679 1727 val |= TRANS_INTERLACED;
8fb033d7
PZ		 1728 else
1729 val |= TRANS_PROGRESSIVE;
1730
25f3ef11 1731 I915_WRITE(TRANSCONF(TRANSCODER_A), val);
937bb610
PZ		 1732 if (wait_for(I915_READ(_TRANSACONF) & TRANS_STATE_ENABLE, 100))
1733 DRM_ERROR("Failed to enable PCH transcoder\n");
8fb033d7
PZ		 1734}
1735
b8a4f404
PZ		 1736static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
1737 enum pipe pipe)
040484af 1738{
23670b32
DV		 1739 struct drm_device *dev = dev_priv->dev;
1740 uint32_t reg, val;
040484af
JB		 1741
1742 /* FDI relies on the transcoder */
1743 assert_fdi_tx_disabled(dev_priv, pipe);
1744 assert_fdi_rx_disabled(dev_priv, pipe);
1745
291906f1
JB		 1746 /* Ports must be off as well */
1747 assert_pch_ports_disabled(dev_priv, pipe);
1748
040484af
JB		 1749 reg = TRANSCONF(pipe);
1750 val = I915_READ(reg);
1751 val &= ~TRANS_ENABLE;
1752 I915_WRITE(reg, val);
1753 /* wait for PCH transcoder off, transcoder state */
1754 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4c9c18c2 1755 DRM_ERROR("failed to disable transcoder %d\n", pipe);
23670b32
DV		 1756
1757 if (!HAS_PCH_IBX(dev)) {
1758 /* Workaround: Clear the timing override chicken bit again. */
1759 reg = TRANS_CHICKEN2(pipe);
1760 val = I915_READ(reg);
1761 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
1762 I915_WRITE(reg, val);
1763 }
040484af
JB		 1764}
1765
ab4d966c 1766static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
8fb033d7 1767{
8fb033d7
PZ		 1768 u32 val;
1769
8a52fd9f 1770 val = I915_READ(_TRANSACONF);
8fb033d7 1771 val &= ~TRANS_ENABLE;
8a52fd9f 1772 I915_WRITE(_TRANSACONF, val);
8fb033d7 1773 /* wait for PCH transcoder off, transcoder state */
8a52fd9f
PZ		 1774 if (wait_for((I915_READ(_TRANSACONF) & TRANS_STATE_ENABLE) == 0, 50))
1775 DRM_ERROR("Failed to disable PCH transcoder\n");
223a6fdf
PZ		 1776
1777 /* Workaround: clear timing override bit. */
1778 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 1779 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf 1780 I915_WRITE(_TRANSA_CHICKEN2, val);
040484af
JB		 1781}
1782
b24e7179 1783/**
309cfea8 1784 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1785 * @dev_priv: i915 private structure
1786 * @pipe: pipe to enable
040484af 1787 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1788 *
1789 * Enable @pipe, making sure that various hardware specific requirements
1790 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1791 *
1792 * @pipe should be %PIPE_A or %PIPE_B.
1793 *
1794 * Will wait until the pipe is actually running (i.e. first vblank) before
1795 * returning.
1796 */
040484af
JB		 1797static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1798 bool pch_port)
b24e7179 1799{
702e7a56
PZ		 1800 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1801 pipe);
1a240d4d 1802 enum pipe pch_transcoder;
b24e7179
JB		 1803 int reg;
1804 u32 val;
1805
681e5811 1806 if (HAS_PCH_LPT(dev_priv->dev))
cc391bbb
PZ		 1807 pch_transcoder = TRANSCODER_A;
1808 else
1809 pch_transcoder = pipe;
1810
b24e7179
JB		 1811 /*
1812 * A pipe without a PLL won't actually be able to drive bits from
1813 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1814 * need the check.
1815 */
1816 if (!HAS_PCH_SPLIT(dev_priv->dev))
1817 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1818 else {
1819 if (pch_port) {
1820 /* if driving the PCH, we need FDI enabled */
cc391bbb 1821 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
1a240d4d
DV		 1822 assert_fdi_tx_pll_enabled(dev_priv,
1823 (enum pipe) cpu_transcoder);
040484af
JB		 1824 }
1825 /* FIXME: assert CPU port conditions for SNB+ */
1826 }
b24e7179 1827
702e7a56 1828 reg = PIPECONF(cpu_transcoder);
b24e7179 1829 val = I915_READ(reg);
00d70b15
CW		 1830 if (val & PIPECONF_ENABLE)
1831 return;
1832
1833 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1834 intel_wait_for_vblank(dev_priv->dev, pipe);
1835}
1836
1837/**
309cfea8 1838 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1839 * @dev_priv: i915 private structure
1840 * @pipe: pipe to disable
1841 *
1842 * Disable @pipe, making sure that various hardware specific requirements
1843 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1844 *
1845 * @pipe should be %PIPE_A or %PIPE_B.
1846 *
1847 * Will wait until the pipe has shut down before returning.
1848 */
1849static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1850 enum pipe pipe)
1851{
702e7a56
PZ		 1852 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1853 pipe);
b24e7179
JB		 1854 int reg;
1855 u32 val;
1856
1857 /*
1858 * Make sure planes won't keep trying to pump pixels to us,
1859 * or we might hang the display.
1860 */
1861 assert_planes_disabled(dev_priv, pipe);
1862
1863 /* Don't disable pipe A or pipe A PLLs if needed */
1864 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1865 return;
1866
702e7a56 1867 reg = PIPECONF(cpu_transcoder);
b24e7179 1868 val = I915_READ(reg);
00d70b15
CW		 1869 if ((val & PIPECONF_ENABLE) == 0)
1870 return;
1871
1872 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1873 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1874}
1875
d74362c9
KP		 1876/*
1877 * Plane regs are double buffered, going from enabled->disabled needs a
1878 * trigger in order to latch. The display address reg provides this.
1879 */
6f1d69b0 1880void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1881 enum plane plane)
1882{
14f86147
DL		 1883 if (dev_priv->info->gen >= 4)
1884 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1885 else
1886 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
d74362c9
KP		 1887}
1888
b24e7179
JB		 1889/**
1890 * intel_enable_plane - enable a display plane on a given pipe
1891 * @dev_priv: i915 private structure
1892 * @plane: plane to enable
1893 * @pipe: pipe being fed
1894 *
1895 * Enable @plane on @pipe, making sure that @pipe is running first.
1896 */
1897static void intel_enable_plane(struct drm_i915_private *dev_priv,
1898 enum plane plane, enum pipe pipe)
1899{
1900 int reg;
1901 u32 val;
1902
1903 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1904 assert_pipe_enabled(dev_priv, pipe);
1905
1906 reg = DSPCNTR(plane);
1907 val = I915_READ(reg);
00d70b15
CW		 1908 if (val & DISPLAY_PLANE_ENABLE)
1909 return;
1910
1911 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1912 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1913 intel_wait_for_vblank(dev_priv->dev, pipe);
1914}
1915
b24e7179
JB		 1916/**
1917 * intel_disable_plane - disable a display plane
1918 * @dev_priv: i915 private structure
1919 * @plane: plane to disable
1920 * @pipe: pipe consuming the data
1921 *
1922 * Disable @plane; should be an independent operation.
1923 */
1924static void intel_disable_plane(struct drm_i915_private *dev_priv,
1925 enum plane plane, enum pipe pipe)
1926{
1927 int reg;
1928 u32 val;
1929
1930 reg = DSPCNTR(plane);
1931 val = I915_READ(reg);
00d70b15
CW		 1932 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1933 return;
1934
1935 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1936 intel_flush_display_plane(dev_priv, plane);
1937 intel_wait_for_vblank(dev_priv->dev, pipe);
1938}
1939
127bd2ac 1940int
48b956c5 1941intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1942 struct drm_i915_gem_object *obj,
919926ae 1943 struct intel_ring_buffer *pipelined)
6b95a207 1944{
ce453d81 1945 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1946 u32 alignment;
1947 int ret;
1948
05394f39 1949 switch (obj->tiling_mode) {
6b95a207 1950 case I915_TILING_NONE:
534843da
CW		 1951 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1952 alignment = 128 * 1024;
a6c45cf0 1953 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1954 alignment = 4 * 1024;
1955 else
1956 alignment = 64 * 1024;
6b95a207
KH		 1957 break;
1958 case I915_TILING_X:
1959 /* pin() will align the object as required by fence */
1960 alignment = 0;
1961 break;
1962 case I915_TILING_Y:
1963 /* FIXME: Is this true? */
1964 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1965 return -EINVAL;
1966 default:
1967 BUG();
1968 }
1969
ce453d81 1970 dev_priv->mm.interruptible = false;
2da3b9b9 1971 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1972 if (ret)
ce453d81 1973 goto err_interruptible;
6b95a207
KH		 1974
1975 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1976 * fence, whereas 965+ only requires a fence if using
1977 * framebuffer compression. For simplicity, we always install
1978 * a fence as the cost is not that onerous.
1979 */
06d98131 1980 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1981 if (ret)
1982 goto err_unpin;
1690e1eb 1983
9a5a53b3 1984 i915_gem_object_pin_fence(obj);
6b95a207 1985
ce453d81 1986 dev_priv->mm.interruptible = true;
6b95a207 1987 return 0;
48b956c5
CW		 1988
1989err_unpin:
1990 i915_gem_object_unpin(obj);
ce453d81
CW		 1991err_interruptible:
1992 dev_priv->mm.interruptible = true;
48b956c5 1993 return ret;
6b95a207
KH		 1994}
1995
1690e1eb
CW		 1996void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1997{
1998 i915_gem_object_unpin_fence(obj);
1999 i915_gem_object_unpin(obj);
2000}
2001
c2c75131
DV		 2002/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2003 * is assumed to be a power-of-two. */
bc752862
CW		 2004unsigned long intel_gen4_compute_page_offset(int *x, int *y,
2005 unsigned int tiling_mode,
2006 unsigned int cpp,
2007 unsigned int pitch)
c2c75131 2008{
bc752862
CW		 2009 if (tiling_mode != I915_TILING_NONE) {
2010 unsigned int tile_rows, tiles;
c2c75131 2011
bc752862
CW		 2012 tile_rows = *y / 8;
2013 *y %= 8;
c2c75131 2014
bc752862
CW		 2015 tiles = *x / (512/cpp);
2016 *x %= 512/cpp;
2017
2018 return tile_rows * pitch * 8 + tiles * 4096;
2019 } else {
2020 unsigned int offset;
2021
2022 offset = *y * pitch + *x * cpp;
2023 *y = 0;
2024 *x = (offset & 4095) / cpp;
2025 return offset & -4096;
2026 }
c2c75131
DV		 2027}
2028
17638cd6
JB		 2029static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2030 int x, int y)
81255565
JB		 2031{
2032 struct drm_device *dev = crtc->dev;
2033 struct drm_i915_private *dev_priv = dev->dev_private;
2034 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2035 struct intel_framebuffer *intel_fb;
05394f39 2036 struct drm_i915_gem_object *obj;
81255565 2037 int plane = intel_crtc->plane;
e506a0c6 2038 unsigned long linear_offset;
81255565 2039 u32 dspcntr;
5eddb70b 2040 u32 reg;
81255565
JB		 2041
2042 switch (plane) {
2043 case 0:
2044 case 1:
2045 break;
2046 default:
2047 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2048 return -EINVAL;
2049 }
2050
2051 intel_fb = to_intel_framebuffer(fb);
2052 obj = intel_fb->obj;
81255565 2053
5eddb70b
CW		 2054 reg = DSPCNTR(plane);
2055 dspcntr = I915_READ(reg);
81255565
JB		 2056 /* Mask out pixel format bits in case we change it */
2057 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 2058 switch (fb->pixel_format) {
2059 case DRM_FORMAT_C8:
81255565
JB		 2060 dspcntr |= DISPPLANE_8BPP;
2061 break;
57779d06
VS		 2062 case DRM_FORMAT_XRGB1555:
2063 case DRM_FORMAT_ARGB1555:
2064 dspcntr |= DISPPLANE_BGRX555;
81255565 2065 break;
57779d06
VS		 2066 case DRM_FORMAT_RGB565:
2067 dspcntr |= DISPPLANE_BGRX565;
2068 break;
2069 case DRM_FORMAT_XRGB8888:
2070 case DRM_FORMAT_ARGB8888:
2071 dspcntr |= DISPPLANE_BGRX888;
2072 break;
2073 case DRM_FORMAT_XBGR8888:
2074 case DRM_FORMAT_ABGR8888:
2075 dspcntr |= DISPPLANE_RGBX888;
2076 break;
2077 case DRM_FORMAT_XRGB2101010:
2078 case DRM_FORMAT_ARGB2101010:
2079 dspcntr |= DISPPLANE_BGRX101010;
2080 break;
2081 case DRM_FORMAT_XBGR2101010:
2082 case DRM_FORMAT_ABGR2101010:
2083 dspcntr |= DISPPLANE_RGBX101010;
81255565
JB		 2084 break;
2085 default:
57779d06 2086 DRM_ERROR("Unknown pixel format 0x%08x\n", fb->pixel_format);
81255565
JB		 2087 return -EINVAL;
2088 }
57779d06 2089
a6c45cf0 2090 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 2091 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 2092 dspcntr |= DISPPLANE_TILED;
2093 else
2094 dspcntr &= ~DISPPLANE_TILED;
2095 }
2096
5eddb70b 2097 I915_WRITE(reg, dspcntr);
81255565 2098
e506a0c6 2099 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 2100
c2c75131
DV		 2101 if (INTEL_INFO(dev)->gen >= 4) {
2102 intel_crtc->dspaddr_offset =
bc752862
CW		 2103 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2104 fb->bits_per_pixel / 8,
2105 fb->pitches[0]);
c2c75131
DV		 2106 linear_offset -= intel_crtc->dspaddr_offset;
2107 } else {
e506a0c6 2108 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2109 }
e506a0c6
DV		 2110
2111 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2112 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2113 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2114 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131
DV		 2115 I915_MODIFY_DISPBASE(DSPSURF(plane),
2116 obj->gtt_offset + intel_crtc->dspaddr_offset);
5eddb70b 2117 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2118 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2119 } else
e506a0c6 2120 I915_WRITE(DSPADDR(plane), obj->gtt_offset + linear_offset);
5eddb70b 2121 POSTING_READ(reg);
81255565 2122
17638cd6
JB		 2123 return 0;
2124}
2125
2126static int ironlake_update_plane(struct drm_crtc *crtc,
2127 struct drm_framebuffer *fb, int x, int y)
2128{
2129 struct drm_device *dev = crtc->dev;
2130 struct drm_i915_private *dev_priv = dev->dev_private;
2131 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2132 struct intel_framebuffer *intel_fb;
2133 struct drm_i915_gem_object *obj;
2134 int plane = intel_crtc->plane;
e506a0c6 2135 unsigned long linear_offset;
17638cd6
JB		 2136 u32 dspcntr;
2137 u32 reg;
2138
2139 switch (plane) {
2140 case 0:
2141 case 1:
27f8227b 2142 case 2:
17638cd6
JB		 2143 break;
2144 default:
2145 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2146 return -EINVAL;
2147 }
2148
2149 intel_fb = to_intel_framebuffer(fb);
2150 obj = intel_fb->obj;
2151
2152 reg = DSPCNTR(plane);
2153 dspcntr = I915_READ(reg);
2154 /* Mask out pixel format bits in case we change it */
2155 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
57779d06
VS		 2156 switch (fb->pixel_format) {
2157 case DRM_FORMAT_C8:
17638cd6
JB		 2158 dspcntr |= DISPPLANE_8BPP;
2159 break;
57779d06
VS		 2160 case DRM_FORMAT_RGB565:
2161 dspcntr |= DISPPLANE_BGRX565;
17638cd6 2162 break;
57779d06
VS		 2163 case DRM_FORMAT_XRGB8888:
2164 case DRM_FORMAT_ARGB8888:
2165 dspcntr |= DISPPLANE_BGRX888;
2166 break;
2167 case DRM_FORMAT_XBGR8888:
2168 case DRM_FORMAT_ABGR8888:
2169 dspcntr |= DISPPLANE_RGBX888;
2170 break;
2171 case DRM_FORMAT_XRGB2101010:
2172 case DRM_FORMAT_ARGB2101010:
2173 dspcntr |= DISPPLANE_BGRX101010;
2174 break;
2175 case DRM_FORMAT_XBGR2101010:
2176 case DRM_FORMAT_ABGR2101010:
2177 dspcntr |= DISPPLANE_RGBX101010;
17638cd6
JB		 2178 break;
2179 default:
57779d06 2180 DRM_ERROR("Unknown pixel format 0x%08x\n", fb->pixel_format);
17638cd6
JB		 2181 return -EINVAL;
2182 }
2183
2184 if (obj->tiling_mode != I915_TILING_NONE)
2185 dspcntr |= DISPPLANE_TILED;
2186 else
2187 dspcntr &= ~DISPPLANE_TILED;
2188
2189 /* must disable */
2190 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2191
2192 I915_WRITE(reg, dspcntr);
2193
e506a0c6 2194 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131 2195 intel_crtc->dspaddr_offset =
bc752862
CW		 2196 intel_gen4_compute_page_offset(&x, &y, obj->tiling_mode,
2197 fb->bits_per_pixel / 8,
2198 fb->pitches[0]);
c2c75131 2199 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2200
e506a0c6
DV		 2201 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2202 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2203 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131
DV		 2204 I915_MODIFY_DISPBASE(DSPSURF(plane),
2205 obj->gtt_offset + intel_crtc->dspaddr_offset);
bc1c91eb
DL		 2206 if (IS_HASWELL(dev)) {
2207 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2208 } else {
2209 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2210 I915_WRITE(DSPLINOFF(plane), linear_offset);
2211 }
17638cd6
JB		 2212 POSTING_READ(reg);
2213
2214 return 0;
2215}
2216
2217/* Assume fb object is pinned & idle & fenced and just update base pointers */
2218static int
2219intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2220 int x, int y, enum mode_set_atomic state)
2221{
2222 struct drm_device *dev = crtc->dev;
2223 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2224
6b8e6ed0
CW		 2225 if (dev_priv->display.disable_fbc)
2226 dev_priv->display.disable_fbc(dev);
3dec0095 2227 intel_increase_pllclock(crtc);
81255565 2228
6b8e6ed0 2229 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2230}
2231
14667a4b
CW		 2232static int
2233intel_finish_fb(struct drm_framebuffer *old_fb)
2234{
2235 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2236 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2237 bool was_interruptible = dev_priv->mm.interruptible;
2238 int ret;
2239
14667a4b
CW		 2240 /* Big Hammer, we also need to ensure that any pending
2241 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2242 * current scanout is retired before unpinning the old
2243 * framebuffer.
2244 *
2245 * This should only fail upon a hung GPU, in which case we
2246 * can safely continue.
2247 */
2248 dev_priv->mm.interruptible = false;
2249 ret = i915_gem_object_finish_gpu(obj);
2250 dev_priv->mm.interruptible = was_interruptible;
2251
2252 return ret;
2253}
2254
198598d0
VS		 2255static void intel_crtc_update_sarea_pos(struct drm_crtc *crtc, int x, int y)
2256{
2257 struct drm_device *dev = crtc->dev;
2258 struct drm_i915_master_private *master_priv;
2259 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2260
2261 if (!dev->primary->master)
2262 return;
2263
2264 master_priv = dev->primary->master->driver_priv;
2265 if (!master_priv->sarea_priv)
2266 return;
2267
2268 switch (intel_crtc->pipe) {
2269 case 0:
2270 master_priv->sarea_priv->pipeA_x = x;
2271 master_priv->sarea_priv->pipeA_y = y;
2272 break;
2273 case 1:
2274 master_priv->sarea_priv->pipeB_x = x;
2275 master_priv->sarea_priv->pipeB_y = y;
2276 break;
2277 default:
2278 break;
2279 }
2280}
2281
5c3b82e2 2282static int
3c4fdcfb 2283intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
94352cf9 2284 struct drm_framebuffer *fb)
79e53945
JB		 2285{
2286 struct drm_device *dev = crtc->dev;
6b8e6ed0 2287 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 2288 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
94352cf9 2289 struct drm_framebuffer *old_fb;
5c3b82e2 2290 int ret;
79e53945
JB		 2291
2292 /* no fb bound */
94352cf9 2293 if (!fb) {
a5071c2f 2294 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2295 return 0;
2296 }
2297
5826eca5
ED		 2298 if(intel_crtc->plane > dev_priv->num_pipe) {
2299 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2300 intel_crtc->plane,
2301 dev_priv->num_pipe);
5c3b82e2 2302 return -EINVAL;
79e53945
JB		 2303 }
2304
5c3b82e2 2305 mutex_lock(&dev->struct_mutex);
265db958 2306 ret = intel_pin_and_fence_fb_obj(dev,
94352cf9 2307 to_intel_framebuffer(fb)->obj,
919926ae 2308 NULL);
5c3b82e2
CW		 2309 if (ret != 0) {
2310 mutex_unlock(&dev->struct_mutex);
a5071c2f 2311 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2312 return ret;
2313 }
79e53945 2314
94352cf9
DV		 2315 if (crtc->fb)
2316 intel_finish_fb(crtc->fb);
265db958 2317
94352cf9 2318 ret = dev_priv->display.update_plane(crtc, fb, x, y);
4e6cfefc 2319 if (ret) {
94352cf9 2320 intel_unpin_fb_obj(to_intel_framebuffer(fb)->obj);
5c3b82e2 2321 mutex_unlock(&dev->struct_mutex);
a5071c2f 2322 DRM_ERROR("failed to update base address\n");
4e6cfefc 2323 return ret;
79e53945 2324 }
3c4fdcfb 2325
94352cf9
DV		 2326 old_fb = crtc->fb;
2327 crtc->fb = fb;
6c4c86f5
DV		 2328 crtc->x = x;
2329 crtc->y = y;
94352cf9 2330
b7f1de28
CW		 2331 if (old_fb) {
2332 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2333 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2334 }
652c393a 2335
6b8e6ed0 2336 intel_update_fbc(dev);
5c3b82e2 2337 mutex_unlock(&dev->struct_mutex);
79e53945 2338
198598d0 2339 intel_crtc_update_sarea_pos(crtc, x, y);
5c3b82e2
CW		 2340
2341 return 0;
79e53945
JB		 2342}
2343
5e84e1a4
ZW		 2344static void intel_fdi_normal_train(struct drm_crtc *crtc)
2345{
2346 struct drm_device *dev = crtc->dev;
2347 struct drm_i915_private *dev_priv = dev->dev_private;
2348 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2349 int pipe = intel_crtc->pipe;
2350 u32 reg, temp;
2351
2352 /* enable normal train */
2353 reg = FDI_TX_CTL(pipe);
2354 temp = I915_READ(reg);
61e499bf 2355 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2356 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2357 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2358 } else {
2359 temp &= ~FDI_LINK_TRAIN_NONE;
2360 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2361 }
5e84e1a4
ZW		 2362 I915_WRITE(reg, temp);
2363
2364 reg = FDI_RX_CTL(pipe);
2365 temp = I915_READ(reg);
2366 if (HAS_PCH_CPT(dev)) {
2367 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2368 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2369 } else {
2370 temp &= ~FDI_LINK_TRAIN_NONE;
2371 temp |= FDI_LINK_TRAIN_NONE;
2372 }
2373 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2374
2375 /* wait one idle pattern time */
2376 POSTING_READ(reg);
2377 udelay(1000);
357555c0
JB		 2378
2379 /* IVB wants error correction enabled */
2380 if (IS_IVYBRIDGE(dev))
2381 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2382 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2383}
2384
01a415fd
DV		 2385static void ivb_modeset_global_resources(struct drm_device *dev)
2386{
2387 struct drm_i915_private *dev_priv = dev->dev_private;
2388 struct intel_crtc *pipe_B_crtc =
2389 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
2390 struct intel_crtc *pipe_C_crtc =
2391 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_C]);
2392 uint32_t temp;
2393
2394 /* When everything is off disable fdi C so that we could enable fdi B
2395 * with all lanes. XXX: This misses the case where a pipe is not using
2396 * any pch resources and so doesn't need any fdi lanes. */
2397 if (!pipe_B_crtc->base.enabled && !pipe_C_crtc->base.enabled) {
2398 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
2399 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
2400
2401 temp = I915_READ(SOUTH_CHICKEN1);
2402 temp &= ~FDI_BC_BIFURCATION_SELECT;
2403 DRM_DEBUG_KMS("disabling fdi C rx\n");
2404 I915_WRITE(SOUTH_CHICKEN1, temp);
2405 }
2406}
2407
8db9d77b
ZW		 2408/* The FDI link training functions for ILK/Ibexpeak. */
2409static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2410{
2411 struct drm_device *dev = crtc->dev;
2412 struct drm_i915_private *dev_priv = dev->dev_private;
2413 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2414 int pipe = intel_crtc->pipe;
0fc932b8 2415 int plane = intel_crtc->plane;
5eddb70b 2416 u32 reg, temp, tries;
8db9d77b 2417
0fc932b8
JB		 2418 /* FDI needs bits from pipe & plane first */
2419 assert_pipe_enabled(dev_priv, pipe);
2420 assert_plane_enabled(dev_priv, plane);
2421
e1a44743
AJ		 2422 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2423 for train result */
5eddb70b
CW		 2424 reg = FDI_RX_IMR(pipe);
2425 temp = I915_READ(reg);
e1a44743
AJ		 2426 temp &= ~FDI_RX_SYMBOL_LOCK;
2427 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2428 I915_WRITE(reg, temp);
2429 I915_READ(reg);
e1a44743
AJ		 2430 udelay(150);
2431
8db9d77b 2432 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2433 reg = FDI_TX_CTL(pipe);
2434 temp = I915_READ(reg);
77ffb597
AJ		 2435 temp &= ~(7 << 19);
2436 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2437 temp &= ~FDI_LINK_TRAIN_NONE;
2438 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2439 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2440
5eddb70b
CW		 2441 reg = FDI_RX_CTL(pipe);
2442 temp = I915_READ(reg);
8db9d77b
ZW		 2443 temp &= ~FDI_LINK_TRAIN_NONE;
2444 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2445 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2446
2447 POSTING_READ(reg);
8db9d77b
ZW		 2448 udelay(150);
2449
5b2adf89 2450 /* Ironlake workaround, enable clock pointer after FDI enable*/
8f5718a6
DV		 2451 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2452 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2453 FDI_RX_PHASE_SYNC_POINTER_EN);
5b2adf89 2454
5eddb70b 2455 reg = FDI_RX_IIR(pipe);
e1a44743 2456 for (tries = 0; tries < 5; tries++) {
5eddb70b 2457 temp = I915_READ(reg);
8db9d77b
ZW		 2458 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2459
2460 if ((temp & FDI_RX_BIT_LOCK)) {
2461 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2462 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2463 break;
2464 }
8db9d77b 2465 }
e1a44743 2466 if (tries == 5)
5eddb70b 2467 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2468
2469 /* Train 2 */
5eddb70b
CW		 2470 reg = FDI_TX_CTL(pipe);
2471 temp = I915_READ(reg);
8db9d77b
ZW		 2472 temp &= ~FDI_LINK_TRAIN_NONE;
2473 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2474 I915_WRITE(reg, temp);
8db9d77b 2475
5eddb70b
CW		 2476 reg = FDI_RX_CTL(pipe);
2477 temp = I915_READ(reg);
8db9d77b
ZW		 2478 temp &= ~FDI_LINK_TRAIN_NONE;
2479 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2480 I915_WRITE(reg, temp);
8db9d77b 2481
5eddb70b
CW		 2482 POSTING_READ(reg);
2483 udelay(150);
8db9d77b 2484
5eddb70b 2485 reg = FDI_RX_IIR(pipe);
e1a44743 2486 for (tries = 0; tries < 5; tries++) {
5eddb70b 2487 temp = I915_READ(reg);
8db9d77b
ZW		 2488 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2489
2490 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2491 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2492 DRM_DEBUG_KMS("FDI train 2 done.\n");
2493 break;
2494 }
8db9d77b 2495 }
e1a44743 2496 if (tries == 5)
5eddb70b 2497 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2498
2499 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2500
8db9d77b
ZW		 2501}
2502
0206e353 2503static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2504 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2505 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2506 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2507 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2508};
2509
2510/* The FDI link training functions for SNB/Cougarpoint. */
2511static void gen6_fdi_link_train(struct drm_crtc *crtc)
2512{
2513 struct drm_device *dev = crtc->dev;
2514 struct drm_i915_private *dev_priv = dev->dev_private;
2515 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2516 int pipe = intel_crtc->pipe;
fa37d39e 2517 u32 reg, temp, i, retry;
8db9d77b 2518
e1a44743
AJ		 2519 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2520 for train result */
5eddb70b
CW		 2521 reg = FDI_RX_IMR(pipe);
2522 temp = I915_READ(reg);
e1a44743
AJ		 2523 temp &= ~FDI_RX_SYMBOL_LOCK;
2524 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2525 I915_WRITE(reg, temp);
2526
2527 POSTING_READ(reg);
e1a44743
AJ		 2528 udelay(150);
2529
8db9d77b 2530 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2531 reg = FDI_TX_CTL(pipe);
2532 temp = I915_READ(reg);
77ffb597
AJ		 2533 temp &= ~(7 << 19);
2534 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2535 temp &= ~FDI_LINK_TRAIN_NONE;
2536 temp |= FDI_LINK_TRAIN_PATTERN_1;
2537 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2538 /* SNB-B */
2539 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2540 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2541
d74cf324
DV		 2542 I915_WRITE(FDI_RX_MISC(pipe),
2543 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2544
5eddb70b
CW		 2545 reg = FDI_RX_CTL(pipe);
2546 temp = I915_READ(reg);
8db9d77b
ZW		 2547 if (HAS_PCH_CPT(dev)) {
2548 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2549 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2550 } else {
2551 temp &= ~FDI_LINK_TRAIN_NONE;
2552 temp |= FDI_LINK_TRAIN_PATTERN_1;
2553 }
5eddb70b
CW		 2554 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2555
2556 POSTING_READ(reg);
8db9d77b
ZW		 2557 udelay(150);
2558
0206e353 2559 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2560 reg = FDI_TX_CTL(pipe);
2561 temp = I915_READ(reg);
8db9d77b
ZW		 2562 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2563 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2564 I915_WRITE(reg, temp);
2565
2566 POSTING_READ(reg);
8db9d77b
ZW		 2567 udelay(500);
2568
fa37d39e
SP		 2569 for (retry = 0; retry < 5; retry++) {
2570 reg = FDI_RX_IIR(pipe);
2571 temp = I915_READ(reg);
2572 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2573 if (temp & FDI_RX_BIT_LOCK) {
2574 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2575 DRM_DEBUG_KMS("FDI train 1 done.\n");
2576 break;
2577 }
2578 udelay(50);
8db9d77b 2579 }
fa37d39e
SP		 2580 if (retry < 5)
2581 break;
8db9d77b
ZW		 2582 }
2583 if (i == 4)
5eddb70b 2584 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2585
2586 /* Train 2 */
5eddb70b
CW		 2587 reg = FDI_TX_CTL(pipe);
2588 temp = I915_READ(reg);
8db9d77b
ZW		 2589 temp &= ~FDI_LINK_TRAIN_NONE;
2590 temp |= FDI_LINK_TRAIN_PATTERN_2;
2591 if (IS_GEN6(dev)) {
2592 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2593 /* SNB-B */
2594 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2595 }
5eddb70b 2596 I915_WRITE(reg, temp);
8db9d77b 2597
5eddb70b
CW		 2598 reg = FDI_RX_CTL(pipe);
2599 temp = I915_READ(reg);
8db9d77b
ZW		 2600 if (HAS_PCH_CPT(dev)) {
2601 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2602 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2603 } else {
2604 temp &= ~FDI_LINK_TRAIN_NONE;
2605 temp |= FDI_LINK_TRAIN_PATTERN_2;
2606 }
5eddb70b
CW		 2607 I915_WRITE(reg, temp);
2608
2609 POSTING_READ(reg);
8db9d77b
ZW		 2610 udelay(150);
2611
0206e353 2612 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2613 reg = FDI_TX_CTL(pipe);
2614 temp = I915_READ(reg);
8db9d77b
ZW		 2615 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2616 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2617 I915_WRITE(reg, temp);
2618
2619 POSTING_READ(reg);
8db9d77b
ZW		 2620 udelay(500);
2621
fa37d39e
SP		 2622 for (retry = 0; retry < 5; retry++) {
2623 reg = FDI_RX_IIR(pipe);
2624 temp = I915_READ(reg);
2625 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2626 if (temp & FDI_RX_SYMBOL_LOCK) {
2627 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2628 DRM_DEBUG_KMS("FDI train 2 done.\n");
2629 break;
2630 }
2631 udelay(50);
8db9d77b 2632 }
fa37d39e
SP		 2633 if (retry < 5)
2634 break;
8db9d77b
ZW		 2635 }
2636 if (i == 4)
5eddb70b 2637 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2638
2639 DRM_DEBUG_KMS("FDI train done.\n");
2640}
2641
357555c0
JB		 2642/* Manual link training for Ivy Bridge A0 parts */
2643static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2644{
2645 struct drm_device *dev = crtc->dev;
2646 struct drm_i915_private *dev_priv = dev->dev_private;
2647 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2648 int pipe = intel_crtc->pipe;
2649 u32 reg, temp, i;
2650
2651 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2652 for train result */
2653 reg = FDI_RX_IMR(pipe);
2654 temp = I915_READ(reg);
2655 temp &= ~FDI_RX_SYMBOL_LOCK;
2656 temp &= ~FDI_RX_BIT_LOCK;
2657 I915_WRITE(reg, temp);
2658
2659 POSTING_READ(reg);
2660 udelay(150);
2661
01a415fd
DV		 2662 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
2663 I915_READ(FDI_RX_IIR(pipe)));
2664
357555c0
JB		 2665 /* enable CPU FDI TX and PCH FDI RX */
2666 reg = FDI_TX_CTL(pipe);
2667 temp = I915_READ(reg);
2668 temp &= ~(7 << 19);
2669 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2670 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2671 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2672 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2673 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2674 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2675 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2676
d74cf324
DV		 2677 I915_WRITE(FDI_RX_MISC(pipe),
2678 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
2679
357555c0
JB		 2680 reg = FDI_RX_CTL(pipe);
2681 temp = I915_READ(reg);
2682 temp &= ~FDI_LINK_TRAIN_AUTO;
2683 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2684 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2685 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2686 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2687
2688 POSTING_READ(reg);
2689 udelay(150);
2690
0206e353 2691 for (i = 0; i < 4; i++) {
357555c0
JB		 2692 reg = FDI_TX_CTL(pipe);
2693 temp = I915_READ(reg);
2694 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2695 temp |= snb_b_fdi_train_param[i];
2696 I915_WRITE(reg, temp);
2697
2698 POSTING_READ(reg);
2699 udelay(500);
2700
2701 reg = FDI_RX_IIR(pipe);
2702 temp = I915_READ(reg);
2703 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2704
2705 if (temp & FDI_RX_BIT_LOCK ||
2706 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2707 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
01a415fd 2708 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n", i);
357555c0
JB		 2709 break;
2710 }
2711 }
2712 if (i == 4)
2713 DRM_ERROR("FDI train 1 fail!\n");
2714
2715 /* Train 2 */
2716 reg = FDI_TX_CTL(pipe);
2717 temp = I915_READ(reg);
2718 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2719 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2720 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2721 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2722 I915_WRITE(reg, temp);
2723
2724 reg = FDI_RX_CTL(pipe);
2725 temp = I915_READ(reg);
2726 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2727 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2728 I915_WRITE(reg, temp);
2729
2730 POSTING_READ(reg);
2731 udelay(150);
2732
0206e353 2733 for (i = 0; i < 4; i++) {
357555c0
JB		 2734 reg = FDI_TX_CTL(pipe);
2735 temp = I915_READ(reg);
2736 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2737 temp |= snb_b_fdi_train_param[i];
2738 I915_WRITE(reg, temp);
2739
2740 POSTING_READ(reg);
2741 udelay(500);
2742
2743 reg = FDI_RX_IIR(pipe);
2744 temp = I915_READ(reg);
2745 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2746
2747 if (temp & FDI_RX_SYMBOL_LOCK) {
2748 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
01a415fd 2749 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n", i);
357555c0
JB		 2750 break;
2751 }
2752 }
2753 if (i == 4)
2754 DRM_ERROR("FDI train 2 fail!\n");
2755
2756 DRM_DEBUG_KMS("FDI train done.\n");
2757}
2758
88cefb6c 2759static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2760{
88cefb6c 2761 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2762 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2763 int pipe = intel_crtc->pipe;
5eddb70b 2764 u32 reg, temp;
79e53945 2765
c64e311e 2766
c98e9dcf 2767 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2768 reg = FDI_RX_CTL(pipe);
2769 temp = I915_READ(reg);
2770 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2771 temp |= (intel_crtc->fdi_lanes - 1) << 19;
dfd07d72 2772 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
5eddb70b
CW		 2773 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2774
2775 POSTING_READ(reg);
c98e9dcf
JB		 2776 udelay(200);
2777
2778 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2779 temp = I915_READ(reg);
2780 I915_WRITE(reg, temp | FDI_PCDCLK);
2781
2782 POSTING_READ(reg);
c98e9dcf
JB		 2783 udelay(200);
2784
20749730
PZ		 2785 /* Enable CPU FDI TX PLL, always on for Ironlake */
2786 reg = FDI_TX_CTL(pipe);
2787 temp = I915_READ(reg);
2788 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2789 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2790
20749730
PZ		 2791 POSTING_READ(reg);
2792 udelay(100);
6be4a607 2793 }
0e23b99d
JB		 2794}
2795
88cefb6c
DV		 2796static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2797{
2798 struct drm_device *dev = intel_crtc->base.dev;
2799 struct drm_i915_private *dev_priv = dev->dev_private;
2800 int pipe = intel_crtc->pipe;
2801 u32 reg, temp;
2802
2803 /* Switch from PCDclk to Rawclk */
2804 reg = FDI_RX_CTL(pipe);
2805 temp = I915_READ(reg);
2806 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2807
2808 /* Disable CPU FDI TX PLL */
2809 reg = FDI_TX_CTL(pipe);
2810 temp = I915_READ(reg);
2811 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2812
2813 POSTING_READ(reg);
2814 udelay(100);
2815
2816 reg = FDI_RX_CTL(pipe);
2817 temp = I915_READ(reg);
2818 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2819
2820 /* Wait for the clocks to turn off. */
2821 POSTING_READ(reg);
2822 udelay(100);
2823}
2824
0fc932b8
JB		 2825static void ironlake_fdi_disable(struct drm_crtc *crtc)
2826{
2827 struct drm_device *dev = crtc->dev;
2828 struct drm_i915_private *dev_priv = dev->dev_private;
2829 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2830 int pipe = intel_crtc->pipe;
2831 u32 reg, temp;
2832
2833 /* disable CPU FDI tx and PCH FDI rx */
2834 reg = FDI_TX_CTL(pipe);
2835 temp = I915_READ(reg);
2836 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2837 POSTING_READ(reg);
2838
2839 reg = FDI_RX_CTL(pipe);
2840 temp = I915_READ(reg);
2841 temp &= ~(0x7 << 16);
dfd07d72 2842 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 2843 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2844
2845 POSTING_READ(reg);
2846 udelay(100);
2847
2848 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2849 if (HAS_PCH_IBX(dev)) {
2850 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
6f06ce18 2851 }
0fc932b8
JB		 2852
2853 /* still set train pattern 1 */
2854 reg = FDI_TX_CTL(pipe);
2855 temp = I915_READ(reg);
2856 temp &= ~FDI_LINK_TRAIN_NONE;
2857 temp |= FDI_LINK_TRAIN_PATTERN_1;
2858 I915_WRITE(reg, temp);
2859
2860 reg = FDI_RX_CTL(pipe);
2861 temp = I915_READ(reg);
2862 if (HAS_PCH_CPT(dev)) {
2863 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2864 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2865 } else {
2866 temp &= ~FDI_LINK_TRAIN_NONE;
2867 temp |= FDI_LINK_TRAIN_PATTERN_1;
2868 }
2869 /* BPC in FDI rx is consistent with that in PIPECONF */
2870 temp &= ~(0x07 << 16);
dfd07d72 2871 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 2872 I915_WRITE(reg, temp);
2873
2874 POSTING_READ(reg);
2875 udelay(100);
2876}
2877
5bb61643
CW		 2878static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
2879{
2880 struct drm_device *dev = crtc->dev;
2881 struct drm_i915_private *dev_priv = dev->dev_private;
10d83730 2882 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5bb61643
CW		 2883 unsigned long flags;
2884 bool pending;
2885
10d83730
VS		 2886 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
2887 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
5bb61643
CW		 2888 return false;
2889
2890 spin_lock_irqsave(&dev->event_lock, flags);
2891 pending = to_intel_crtc(crtc)->unpin_work != NULL;
2892 spin_unlock_irqrestore(&dev->event_lock, flags);
2893
2894 return pending;
2895}
2896
e6c3a2a6
CW		 2897static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2898{
0f91128d 2899 struct drm_device *dev = crtc->dev;
5bb61643 2900 struct drm_i915_private *dev_priv = dev->dev_private;
e6c3a2a6
CW		 2901
2902 if (crtc->fb == NULL)
2903 return;
2904
2c10d571
DV		 2905 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
2906
5bb61643
CW		 2907 wait_event(dev_priv->pending_flip_queue,
2908 !intel_crtc_has_pending_flip(crtc));
2909
0f91128d
CW		 2910 mutex_lock(&dev->struct_mutex);
2911 intel_finish_fb(crtc->fb);
2912 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2913}
2914
fc316cbe 2915static bool ironlake_crtc_driving_pch(struct drm_crtc *crtc)
040484af
JB		 2916{
2917 struct drm_device *dev = crtc->dev;
228d3e36 2918 struct intel_encoder *intel_encoder;
040484af
JB		 2919
2920 /*
2921 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2922 * must be driven by its own crtc; no sharing is possible.
2923 */
228d3e36 2924 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
228d3e36 2925 switch (intel_encoder->type) {
040484af 2926 case INTEL_OUTPUT_EDP:
228d3e36 2927 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
040484af
JB		 2928 return false;
2929 continue;
2930 }
2931 }
2932
2933 return true;
2934}
2935
fc316cbe
PZ		 2936static bool haswell_crtc_driving_pch(struct drm_crtc *crtc)
2937{
2938 return intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG);
2939}
2940
e615efe4
ED		 2941/* Program iCLKIP clock to the desired frequency */
2942static void lpt_program_iclkip(struct drm_crtc *crtc)
2943{
2944 struct drm_device *dev = crtc->dev;
2945 struct drm_i915_private *dev_priv = dev->dev_private;
2946 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2947 u32 temp;
2948
09153000
DV		 2949 mutex_lock(&dev_priv->dpio_lock);
2950
e615efe4
ED		 2951 /* It is necessary to ungate the pixclk gate prior to programming
2952 * the divisors, and gate it back when it is done.
2953 */
2954 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2955
2956 /* Disable SSCCTL */
2957 intel_sbi_write(dev_priv, SBI_SSCCTL6,
988d6ee8
PZ		 2958 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
2959 SBI_SSCCTL_DISABLE,
2960 SBI_ICLK);
e615efe4
ED		 2961
2962 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2963 if (crtc->mode.clock == 20000) {
2964 auxdiv = 1;
2965 divsel = 0x41;
2966 phaseinc = 0x20;
2967 } else {
2968 /* The iCLK virtual clock root frequency is in MHz,
2969 * but the crtc->mode.clock in in KHz. To get the divisors,
2970 * it is necessary to divide one by another, so we
2971 * convert the virtual clock precision to KHz here for higher
2972 * precision.
2973 */
2974 u32 iclk_virtual_root_freq = 172800 * 1000;
2975 u32 iclk_pi_range = 64;
2976 u32 desired_divisor, msb_divisor_value, pi_value;
2977
2978 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2979 msb_divisor_value = desired_divisor / iclk_pi_range;
2980 pi_value = desired_divisor % iclk_pi_range;
2981
2982 auxdiv = 0;
2983 divsel = msb_divisor_value - 2;
2984 phaseinc = pi_value;
2985 }
2986
2987 /* This should not happen with any sane values */
2988 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2989 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2990 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2991 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2992
2993 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2994 crtc->mode.clock,
2995 auxdiv,
2996 divsel,
2997 phasedir,
2998 phaseinc);
2999
3000 /* Program SSCDIVINTPHASE6 */
988d6ee8 3001 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
e615efe4
ED		 3002 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
3003 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
3004 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
3005 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
3006 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
3007 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
988d6ee8 3008 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
e615efe4
ED		 3009
3010 /* Program SSCAUXDIV */
988d6ee8 3011 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
e615efe4
ED		 3012 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
3013 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
988d6ee8 3014 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
e615efe4
ED		 3015
3016 /* Enable modulator and associated divider */
988d6ee8 3017 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
e615efe4 3018 temp &= ~SBI_SSCCTL_DISABLE;
988d6ee8 3019 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
e615efe4
ED		 3020
3021 /* Wait for initialization time */
3022 udelay(24);
3023
3024 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
09153000
DV		 3025
3026 mutex_unlock(&dev_priv->dpio_lock);
e615efe4
ED		 3027}
3028
f67a559d
JB		 3029/*
3030 * Enable PCH resources required for PCH ports:
3031 * - PCH PLLs
3032 * - FDI training & RX/TX
3033 * - update transcoder timings
3034 * - DP transcoding bits
3035 * - transcoder
3036 */
3037static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 3038{
3039 struct drm_device *dev = crtc->dev;
3040 struct drm_i915_private *dev_priv = dev->dev_private;
3041 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3042 int pipe = intel_crtc->pipe;
ee7b9f93 3043 u32 reg, temp;
2c07245f 3044
e7e164db
CW		 3045 assert_transcoder_disabled(dev_priv, pipe);
3046
cd986abb
DV		 3047 /* Write the TU size bits before fdi link training, so that error
3048 * detection works. */
3049 I915_WRITE(FDI_RX_TUSIZE1(pipe),
3050 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
3051
c98e9dcf 3052 /* For PCH output, training FDI link */
674cf967 3053 dev_priv->display.fdi_link_train(crtc);
2c07245f 3054
572deb37
DV		 3055 /* XXX: pch pll's can be enabled any time before we enable the PCH
3056 * transcoder, and we actually should do this to not upset any PCH
3057 * transcoder that already use the clock when we share it.
3058 *
3059 * Note that enable_pch_pll tries to do the right thing, but get_pch_pll
3060 * unconditionally resets the pll - we need that to have the right LVDS
3061 * enable sequence. */
b6b4e185 3062 ironlake_enable_pch_pll(intel_crtc);
6f13b7b5 3063
303b81e0 3064 if (HAS_PCH_CPT(dev)) {
ee7b9f93 3065 u32 sel;
4b645f14 3066
c98e9dcf 3067 temp = I915_READ(PCH_DPLL_SEL);
ee7b9f93
JB		 3068 switch (pipe) {
3069 default:
3070 case 0:
3071 temp |= TRANSA_DPLL_ENABLE;
3072 sel = TRANSA_DPLLB_SEL;
3073 break;
3074 case 1:
3075 temp |= TRANSB_DPLL_ENABLE;
3076 sel = TRANSB_DPLLB_SEL;
3077 break;
3078 case 2:
3079 temp |= TRANSC_DPLL_ENABLE;
3080 sel = TRANSC_DPLLB_SEL;
3081 break;
d64311ab 3082 }
ee7b9f93
JB		 3083 if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B)
3084 temp |= sel;
3085 else
3086 temp &= ~sel;
c98e9dcf 3087 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3088 }
5eddb70b 3089
d9b6cb56
JB		 3090 /* set transcoder timing, panel must allow it */
3091 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 3092 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
3093 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
3094 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 3095
5eddb70b
CW		 3096 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
3097 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
3098 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
0529a0d9 3099 I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe)));
8db9d77b 3100
303b81e0 3101 intel_fdi_normal_train(crtc);
5e84e1a4 3102
c98e9dcf
JB		 3103 /* For PCH DP, enable TRANS_DP_CTL */
3104 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3105 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3106 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
dfd07d72 3107 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
5eddb70b
CW		 3108 reg = TRANS_DP_CTL(pipe);
3109 temp = I915_READ(reg);
3110 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3111 TRANS_DP_SYNC_MASK |
3112 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3113 temp |= (TRANS_DP_OUTPUT_ENABLE |
3114 TRANS_DP_ENH_FRAMING);
9325c9f0 3115 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3116
3117 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3118 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3119 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3120 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3121
3122 switch (intel_trans_dp_port_sel(crtc)) {
3123 case PCH_DP_B:
5eddb70b 3124 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3125 break;
3126 case PCH_DP_C:
5eddb70b 3127 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3128 break;
3129 case PCH_DP_D:
5eddb70b 3130 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3131 break;
3132 default:
e95d41e1 3133 BUG();
32f9d658 3134 }
2c07245f 3135
5eddb70b 3136 I915_WRITE(reg, temp);
6be4a607 3137 }
b52eb4dc 3138
b8a4f404 3139 ironlake_enable_pch_transcoder(dev_priv, pipe);
f67a559d
JB		 3140}
3141
1507e5bd
PZ		 3142static void lpt_pch_enable(struct drm_crtc *crtc)
3143{
3144 struct drm_device *dev = crtc->dev;
3145 struct drm_i915_private *dev_priv = dev->dev_private;
3146 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
daed2dbb 3147 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
1507e5bd 3148
daed2dbb 3149 assert_transcoder_disabled(dev_priv, TRANSCODER_A);
1507e5bd 3150
8c52b5e8 3151 lpt_program_iclkip(crtc);
1507e5bd 3152
0540e488 3153 /* Set transcoder timing. */
daed2dbb
PZ		 3154 I915_WRITE(_TRANS_HTOTAL_A, I915_READ(HTOTAL(cpu_transcoder)));
3155 I915_WRITE(_TRANS_HBLANK_A, I915_READ(HBLANK(cpu_transcoder)));
3156 I915_WRITE(_TRANS_HSYNC_A, I915_READ(HSYNC(cpu_transcoder)));
1507e5bd 3157
daed2dbb
PZ		 3158 I915_WRITE(_TRANS_VTOTAL_A, I915_READ(VTOTAL(cpu_transcoder)));
3159 I915_WRITE(_TRANS_VBLANK_A, I915_READ(VBLANK(cpu_transcoder)));
3160 I915_WRITE(_TRANS_VSYNC_A, I915_READ(VSYNC(cpu_transcoder)));
3161 I915_WRITE(_TRANS_VSYNCSHIFT_A, I915_READ(VSYNCSHIFT(cpu_transcoder)));
1507e5bd 3162
937bb610 3163 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
f67a559d
JB		 3164}
3165
ee7b9f93
JB		 3166static void intel_put_pch_pll(struct intel_crtc *intel_crtc)
3167{
3168 struct intel_pch_pll *pll = intel_crtc->pch_pll;
3169
3170 if (pll == NULL)
3171 return;
3172
3173 if (pll->refcount == 0) {
3174 WARN(1, "bad PCH PLL refcount\n");
3175 return;
3176 }
3177
3178 --pll->refcount;
3179 intel_crtc->pch_pll = NULL;
3180}
3181
3182static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp)
3183{
3184 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
3185 struct intel_pch_pll *pll;
3186 int i;
3187
3188 pll = intel_crtc->pch_pll;
3189 if (pll) {
3190 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3191 intel_crtc->base.base.id, pll->pll_reg);
3192 goto prepare;
3193 }
3194
98b6bd99
DV		 3195 if (HAS_PCH_IBX(dev_priv->dev)) {
3196 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3197 i = intel_crtc->pipe;
3198 pll = &dev_priv->pch_plls[i];
3199
3200 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3201 intel_crtc->base.base.id, pll->pll_reg);
3202
3203 goto found;
3204 }
3205
ee7b9f93
JB		 3206 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3207 pll = &dev_priv->pch_plls[i];
3208
3209 /* Only want to check enabled timings first */
3210 if (pll->refcount == 0)
3211 continue;
3212
3213 if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) &&
3214 fp == I915_READ(pll->fp0_reg)) {
3215 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3216 intel_crtc->base.base.id,
3217 pll->pll_reg, pll->refcount, pll->active);
3218
3219 goto found;
3220 }
3221 }
3222
3223 /* Ok no matching timings, maybe there's a free one? */
3224 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3225 pll = &dev_priv->pch_plls[i];
3226 if (pll->refcount == 0) {
3227 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3228 intel_crtc->base.base.id, pll->pll_reg);
3229 goto found;
3230 }
3231 }
3232
3233 return NULL;
3234
3235found:
3236 intel_crtc->pch_pll = pll;
3237 pll->refcount++;
3238 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe);
3239prepare: /* separate function? */
3240 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg);
ee7b9f93 3241
e04c7350
CW		 3242 /* Wait for the clocks to stabilize before rewriting the regs */
3243 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3244 POSTING_READ(pll->pll_reg);
3245 udelay(150);
e04c7350
CW		 3246
3247 I915_WRITE(pll->fp0_reg, fp);
3248 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3249 pll->on = false;
3250 return pll;
3251}
3252
d4270e57
JB		 3253void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
3254{
3255 struct drm_i915_private *dev_priv = dev->dev_private;
23670b32 3256 int dslreg = PIPEDSL(pipe);
d4270e57
JB		 3257 u32 temp;
3258
3259 temp = I915_READ(dslreg);
3260 udelay(500);
3261 if (wait_for(I915_READ(dslreg) != temp, 5)) {
d4270e57
JB		 3262 if (wait_for(I915_READ(dslreg) != temp, 5))
3263 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3264 }
3265}
3266
f67a559d
JB		 3267static void ironlake_crtc_enable(struct drm_crtc *crtc)
3268{
3269 struct drm_device *dev = crtc->dev;
3270 struct drm_i915_private *dev_priv = dev->dev_private;
3271 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3272 struct intel_encoder *encoder;
f67a559d
JB		 3273 int pipe = intel_crtc->pipe;
3274 int plane = intel_crtc->plane;
3275 u32 temp;
3276 bool is_pch_port;
3277
08a48469
DV		 3278 WARN_ON(!crtc->enabled);
3279
f67a559d
JB		 3280 if (intel_crtc->active)
3281 return;
3282
3283 intel_crtc->active = true;
3284 intel_update_watermarks(dev);
3285
3286 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3287 temp = I915_READ(PCH_LVDS);
3288 if ((temp & LVDS_PORT_EN) == 0)
3289 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3290 }
3291
fc316cbe 3292 is_pch_port = ironlake_crtc_driving_pch(crtc);
f67a559d 3293
46b6f814 3294 if (is_pch_port) {
fff367c7
DV		 3295 /* Note: FDI PLL enabling _must_ be done before we enable the
3296 * cpu pipes, hence this is separate from all the other fdi/pch
3297 * enabling. */
88cefb6c 3298 ironlake_fdi_pll_enable(intel_crtc);
46b6f814
DV		 3299 } else {
3300 assert_fdi_tx_disabled(dev_priv, pipe);
3301 assert_fdi_rx_disabled(dev_priv, pipe);
3302 }
f67a559d 3303
bf49ec8c
DV		 3304 for_each_encoder_on_crtc(dev, crtc, encoder)
3305 if (encoder->pre_enable)
3306 encoder->pre_enable(encoder);
f67a559d
JB		 3307
3308 /* Enable panel fitting for LVDS */
3309 if (dev_priv->pch_pf_size &&
547dc041
JN		 3310 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
3311 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
f67a559d
JB		 3312 /* Force use of hard-coded filter coefficients
3313 * as some pre-programmed values are broken,
3314 * e.g. x201.
3315 */
13888d78
PZ		 3316 if (IS_IVYBRIDGE(dev))
3317 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3318 PF_PIPE_SEL_IVB(pipe));
3319 else
3320 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
9db4a9c7
JB		 3321 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3322 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 3323 }
3324
9c54c0dd
JB		 3325 /*
3326 * On ILK+ LUT must be loaded before the pipe is running but with
3327 * clocks enabled
3328 */
3329 intel_crtc_load_lut(crtc);
3330
f67a559d
JB		 3331 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3332 intel_enable_plane(dev_priv, plane, pipe);
3333
3334 if (is_pch_port)
3335 ironlake_pch_enable(crtc);
c98e9dcf 3336
d1ebd816 3337 mutex_lock(&dev->struct_mutex);
bed4a673 3338 intel_update_fbc(dev);
d1ebd816
BW		 3339 mutex_unlock(&dev->struct_mutex);
3340
6b383a7f 3341 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3342
fa5c73b1
DV		 3343 for_each_encoder_on_crtc(dev, crtc, encoder)
3344 encoder->enable(encoder);
61b77ddd
DV		 3345
3346 if (HAS_PCH_CPT(dev))
3347 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
6ce94100
DV		 3348
3349 /*
3350 * There seems to be a race in PCH platform hw (at least on some
3351 * outputs) where an enabled pipe still completes any pageflip right
3352 * away (as if the pipe is off) instead of waiting for vblank. As soon
3353 * as the first vblank happend, everything works as expected. Hence just
3354 * wait for one vblank before returning to avoid strange things
3355 * happening.
3356 */
3357 intel_wait_for_vblank(dev, intel_crtc->pipe);
6be4a607
JB		 3358}
3359
4f771f10
PZ		 3360static void haswell_crtc_enable(struct drm_crtc *crtc)
3361{
3362 struct drm_device *dev = crtc->dev;
3363 struct drm_i915_private *dev_priv = dev->dev_private;
3364 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3365 struct intel_encoder *encoder;
3366 int pipe = intel_crtc->pipe;
3367 int plane = intel_crtc->plane;
4f771f10
PZ		 3368 bool is_pch_port;
3369
3370 WARN_ON(!crtc->enabled);
3371
3372 if (intel_crtc->active)
3373 return;
3374
3375 intel_crtc->active = true;
3376 intel_update_watermarks(dev);
3377
fc316cbe 3378 is_pch_port = haswell_crtc_driving_pch(crtc);
4f771f10 3379
83616634 3380 if (is_pch_port)
04945641 3381 dev_priv->display.fdi_link_train(crtc);
4f771f10
PZ		 3382
3383 for_each_encoder_on_crtc(dev, crtc, encoder)
3384 if (encoder->pre_enable)
3385 encoder->pre_enable(encoder);
3386
1f544388 3387 intel_ddi_enable_pipe_clock(intel_crtc);
4f771f10 3388
1f544388 3389 /* Enable panel fitting for eDP */
547dc041
JN		 3390 if (dev_priv->pch_pf_size &&
3391 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4f771f10
PZ		 3392 /* Force use of hard-coded filter coefficients
3393 * as some pre-programmed values are broken,
3394 * e.g. x201.
3395 */
54075a7d
PZ		 3396 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
3397 PF_PIPE_SEL_IVB(pipe));
4f771f10
PZ		 3398 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3399 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
3400 }
3401
3402 /*
3403 * On ILK+ LUT must be loaded before the pipe is running but with
3404 * clocks enabled
3405 */
3406 intel_crtc_load_lut(crtc);
3407
1f544388
PZ		 3408 intel_ddi_set_pipe_settings(crtc);
3409 intel_ddi_enable_pipe_func(crtc);
4f771f10
PZ		 3410
3411 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3412 intel_enable_plane(dev_priv, plane, pipe);
3413
3414 if (is_pch_port)
1507e5bd 3415 lpt_pch_enable(crtc);
4f771f10
PZ		 3416
3417 mutex_lock(&dev->struct_mutex);
3418 intel_update_fbc(dev);
3419 mutex_unlock(&dev->struct_mutex);
3420
3421 intel_crtc_update_cursor(crtc, true);
3422
3423 for_each_encoder_on_crtc(dev, crtc, encoder)
3424 encoder->enable(encoder);
3425
4f771f10
PZ		 3426 /*
3427 * There seems to be a race in PCH platform hw (at least on some
3428 * outputs) where an enabled pipe still completes any pageflip right
3429 * away (as if the pipe is off) instead of waiting for vblank. As soon
3430 * as the first vblank happend, everything works as expected. Hence just
3431 * wait for one vblank before returning to avoid strange things
3432 * happening.
3433 */
3434 intel_wait_for_vblank(dev, intel_crtc->pipe);
3435}
3436
6be4a607
JB		 3437static void ironlake_crtc_disable(struct drm_crtc *crtc)
3438{
3439 struct drm_device *dev = crtc->dev;
3440 struct drm_i915_private *dev_priv = dev->dev_private;
3441 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3442 struct intel_encoder *encoder;
6be4a607
JB		 3443 int pipe = intel_crtc->pipe;
3444 int plane = intel_crtc->plane;
5eddb70b 3445 u32 reg, temp;
b52eb4dc 3446
ef9c3aee 3447
f7abfe8b
CW		 3448 if (!intel_crtc->active)
3449 return;
3450
ea9d758d
DV		 3451 for_each_encoder_on_crtc(dev, crtc, encoder)
3452 encoder->disable(encoder);
3453
e6c3a2a6 3454 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3455 drm_vblank_off(dev, pipe);
6b383a7f 3456 intel_crtc_update_cursor(crtc, false);
5eddb70b 3457
b24e7179 3458 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3459
973d04f9
CW		 3460 if (dev_priv->cfb_plane == plane)
3461 intel_disable_fbc(dev);
2c07245f 3462
b24e7179 3463 intel_disable_pipe(dev_priv, pipe);
32f9d658 3464
6be4a607 3465 /* Disable PF */
9db4a9c7
JB		 3466 I915_WRITE(PF_CTL(pipe), 0);
3467 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3468
bf49ec8c
DV		 3469 for_each_encoder_on_crtc(dev, crtc, encoder)
3470 if (encoder->post_disable)
3471 encoder->post_disable(encoder);
2c07245f 3472
0fc932b8 3473 ironlake_fdi_disable(crtc);
249c0e64 3474
b8a4f404 3475 ironlake_disable_pch_transcoder(dev_priv, pipe);
913d8d11 3476
6be4a607
JB		 3477 if (HAS_PCH_CPT(dev)) {
3478 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3479 reg = TRANS_DP_CTL(pipe);
3480 temp = I915_READ(reg);
3481 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3482 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3483 I915_WRITE(reg, temp);
6be4a607
JB		 3484
3485 /* disable DPLL_SEL */
3486 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3487 switch (pipe) {
3488 case 0:
d64311ab 3489 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
9db4a9c7
JB		 3490 break;
3491 case 1:
6be4a607 3492 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3493 break;
3494 case 2:
4b645f14 3495 /* C shares PLL A or B */
d64311ab 3496 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
9db4a9c7
JB		 3497 break;
3498 default:
3499 BUG(); /* wtf */
3500 }
6be4a607 3501 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3502 }
e3421a18 3503
6be4a607 3504 /* disable PCH DPLL */
ee7b9f93 3505 intel_disable_pch_pll(intel_crtc);
8db9d77b 3506
88cefb6c 3507 ironlake_fdi_pll_disable(intel_crtc);
6b383a7f 3508
f7abfe8b 3509 intel_crtc->active = false;
6b383a7f 3510 intel_update_watermarks(dev);
d1ebd816
BW		 3511
3512 mutex_lock(&dev->struct_mutex);
6b383a7f 3513 intel_update_fbc(dev);
d1ebd816 3514 mutex_unlock(&dev->struct_mutex);
6be4a607 3515}
1b3c7a47 3516
4f771f10 3517static void haswell_crtc_disable(struct drm_crtc *crtc)
ee7b9f93 3518{
4f771f10
PZ		 3519 struct drm_device *dev = crtc->dev;
3520 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93 3521 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4f771f10
PZ		 3522 struct intel_encoder *encoder;
3523 int pipe = intel_crtc->pipe;
3524 int plane = intel_crtc->plane;
ad80a810 3525 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
83616634 3526 bool is_pch_port;
ee7b9f93 3527
4f771f10
PZ		 3528 if (!intel_crtc->active)
3529 return;
3530
83616634
PZ		 3531 is_pch_port = haswell_crtc_driving_pch(crtc);
3532
4f771f10
PZ		 3533 for_each_encoder_on_crtc(dev, crtc, encoder)
3534 encoder->disable(encoder);
3535
3536 intel_crtc_wait_for_pending_flips(crtc);
3537 drm_vblank_off(dev, pipe);
3538 intel_crtc_update_cursor(crtc, false);
3539
3540 intel_disable_plane(dev_priv, plane, pipe);
3541
3542 if (dev_priv->cfb_plane == plane)
3543 intel_disable_fbc(dev);
3544
3545 intel_disable_pipe(dev_priv, pipe);
3546
ad80a810 3547 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4f771f10
PZ		 3548
3549 /* Disable PF */
3550 I915_WRITE(PF_CTL(pipe), 0);
3551 I915_WRITE(PF_WIN_SZ(pipe), 0);
3552
1f544388 3553 intel_ddi_disable_pipe_clock(intel_crtc);
4f771f10
PZ		 3554
3555 for_each_encoder_on_crtc(dev, crtc, encoder)
3556 if (encoder->post_disable)
3557 encoder->post_disable(encoder);
3558
83616634 3559 if (is_pch_port) {
ab4d966c 3560 lpt_disable_pch_transcoder(dev_priv);
1ad960f2 3561 intel_ddi_fdi_disable(crtc);
83616634 3562 }
4f771f10
PZ		 3563
3564 intel_crtc->active = false;
3565 intel_update_watermarks(dev);
3566
3567 mutex_lock(&dev->struct_mutex);
3568 intel_update_fbc(dev);
3569 mutex_unlock(&dev->struct_mutex);
3570}
3571
ee7b9f93
JB		 3572static void ironlake_crtc_off(struct drm_crtc *crtc)
3573{
3574 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3575 intel_put_pch_pll(intel_crtc);
3576}
3577
6441ab5f
PZ		 3578static void haswell_crtc_off(struct drm_crtc *crtc)
3579{
a5c961d1
PZ		 3580 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3581
3582 /* Stop saying we're using TRANSCODER_EDP because some other CRTC might
3583 * start using it. */
1a240d4d 3584 intel_crtc->cpu_transcoder = (enum transcoder) intel_crtc->pipe;
a5c961d1 3585
6441ab5f
PZ		 3586 intel_ddi_put_crtc_pll(crtc);
3587}
3588
02e792fb
DV		 3589static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3590{
02e792fb 3591 if (!enable && intel_crtc->overlay) {
23f09ce3 3592 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3593 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3594
23f09ce3 3595 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3596 dev_priv->mm.interruptible = false;
3597 (void) intel_overlay_switch_off(intel_crtc->overlay);
3598 dev_priv->mm.interruptible = true;
23f09ce3 3599 mutex_unlock(&dev->struct_mutex);
02e792fb 3600 }
02e792fb 3601
5dcdbcb0
CW		 3602 /* Let userspace switch the overlay on again. In most cases userspace
3603 * has to recompute where to put it anyway.
3604 */
02e792fb
DV		 3605}
3606
61bc95c1
EE		 3607/**
3608 * i9xx_fixup_plane - ugly workaround for G45 to fire up the hardware
3609 * cursor plane briefly if not already running after enabling the display
3610 * plane.
3611 * This workaround avoids occasional blank screens when self refresh is
3612 * enabled.
3613 */
3614static void
3615g4x_fixup_plane(struct drm_i915_private *dev_priv, enum pipe pipe)
3616{
3617 u32 cntl = I915_READ(CURCNTR(pipe));
3618
3619 if ((cntl & CURSOR_MODE) == 0) {
3620 u32 fw_bcl_self = I915_READ(FW_BLC_SELF);
3621
3622 I915_WRITE(FW_BLC_SELF, fw_bcl_self & ~FW_BLC_SELF_EN);
3623 I915_WRITE(CURCNTR(pipe), CURSOR_MODE_64_ARGB_AX);
3624 intel_wait_for_vblank(dev_priv->dev, pipe);
3625 I915_WRITE(CURCNTR(pipe), cntl);
3626 I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe)));
3627 I915_WRITE(FW_BLC_SELF, fw_bcl_self);
3628 }
3629}
3630
0b8765c6 3631static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3632{
3633 struct drm_device *dev = crtc->dev;
79e53945
JB		 3634 struct drm_i915_private *dev_priv = dev->dev_private;
3635 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3636 struct intel_encoder *encoder;
79e53945 3637 int pipe = intel_crtc->pipe;
80824003 3638 int plane = intel_crtc->plane;
79e53945 3639
08a48469
DV		 3640 WARN_ON(!crtc->enabled);
3641
f7abfe8b
CW		 3642 if (intel_crtc->active)
3643 return;
3644
3645 intel_crtc->active = true;
6b383a7f
CW		 3646 intel_update_watermarks(dev);
3647
63d7bbe9 3648 intel_enable_pll(dev_priv, pipe);
9d6d9f19
MK		 3649
3650 for_each_encoder_on_crtc(dev, crtc, encoder)
3651 if (encoder->pre_enable)
3652 encoder->pre_enable(encoder);
3653
040484af 3654 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3655 intel_enable_plane(dev_priv, plane, pipe);
61bc95c1
EE		 3656 if (IS_G4X(dev))
3657 g4x_fixup_plane(dev_priv, pipe);
79e53945 3658
0b8765c6 3659 intel_crtc_load_lut(crtc);
bed4a673 3660 intel_update_fbc(dev);
79e53945 3661
0b8765c6
JB		 3662 /* Give the overlay scaler a chance to enable if it's on this pipe */
3663 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3664 intel_crtc_update_cursor(crtc, true);
ef9c3aee 3665
fa5c73b1
DV		 3666 for_each_encoder_on_crtc(dev, crtc, encoder)
3667 encoder->enable(encoder);
0b8765c6 3668}
79e53945 3669
0b8765c6
JB		 3670static void i9xx_crtc_disable(struct drm_crtc *crtc)
3671{
3672 struct drm_device *dev = crtc->dev;
3673 struct drm_i915_private *dev_priv = dev->dev_private;
3674 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 3675 struct intel_encoder *encoder;
0b8765c6
JB		 3676 int pipe = intel_crtc->pipe;
3677 int plane = intel_crtc->plane;
24a1f16d 3678 u32 pctl;
b690e96c 3679
ef9c3aee 3680
f7abfe8b
CW		 3681 if (!intel_crtc->active)
3682 return;
3683
ea9d758d
DV		 3684 for_each_encoder_on_crtc(dev, crtc, encoder)
3685 encoder->disable(encoder);
3686
0b8765c6 3687 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3688 intel_crtc_wait_for_pending_flips(crtc);
3689 drm_vblank_off(dev, pipe);
0b8765c6 3690 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3691 intel_crtc_update_cursor(crtc, false);
0b8765c6 3692
973d04f9
CW		 3693 if (dev_priv->cfb_plane == plane)
3694 intel_disable_fbc(dev);
79e53945 3695
b24e7179 3696 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3697 intel_disable_pipe(dev_priv, pipe);
24a1f16d
MK		 3698
3699 /* Disable pannel fitter if it is on this pipe. */
3700 pctl = I915_READ(PFIT_CONTROL);
3701 if ((pctl & PFIT_ENABLE) &&
3702 ((pctl & PFIT_PIPE_MASK) >> PFIT_PIPE_SHIFT) == pipe)
3703 I915_WRITE(PFIT_CONTROL, 0);
3704
63d7bbe9 3705 intel_disable_pll(dev_priv, pipe);
0b8765c6 3706
f7abfe8b 3707 intel_crtc->active = false;
6b383a7f
CW		 3708 intel_update_fbc(dev);
3709 intel_update_watermarks(dev);
0b8765c6
JB		 3710}
3711
ee7b9f93
JB		 3712static void i9xx_crtc_off(struct drm_crtc *crtc)
3713{
3714}
3715
976f8a20
DV		 3716static void intel_crtc_update_sarea(struct drm_crtc *crtc,
3717 bool enabled)
2c07245f
ZW		 3718{
3719 struct drm_device *dev = crtc->dev;
3720 struct drm_i915_master_private *master_priv;
3721 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3722 int pipe = intel_crtc->pipe;
79e53945
JB		 3723
3724 if (!dev->primary->master)
3725 return;
3726
3727 master_priv = dev->primary->master->driver_priv;
3728 if (!master_priv->sarea_priv)
3729 return;
3730
79e53945
JB		 3731 switch (pipe) {
3732 case 0:
3733 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3734 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3735 break;
3736 case 1:
3737 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3738 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3739 break;
3740 default:
9db4a9c7 3741 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3742 break;
3743 }
79e53945
JB		 3744}
3745
976f8a20
DV		 3746/**
3747 * Sets the power management mode of the pipe and plane.
3748 */
3749void intel_crtc_update_dpms(struct drm_crtc *crtc)
3750{
3751 struct drm_device *dev = crtc->dev;
3752 struct drm_i915_private *dev_priv = dev->dev_private;
3753 struct intel_encoder *intel_encoder;
3754 bool enable = false;
3755
3756 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
3757 enable |= intel_encoder->connectors_active;
3758
3759 if (enable)
3760 dev_priv->display.crtc_enable(crtc);
3761 else
3762 dev_priv->display.crtc_disable(crtc);
3763
3764 intel_crtc_update_sarea(crtc, enable);
3765}
3766
cdd59983
CW		 3767static void intel_crtc_disable(struct drm_crtc *crtc)
3768{
cdd59983 3769 struct drm_device *dev = crtc->dev;
976f8a20 3770 struct drm_connector *connector;
ee7b9f93 3771 struct drm_i915_private *dev_priv = dev->dev_private;
7b9f35a6 3772 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
cdd59983 3773
976f8a20
DV		 3774 /* crtc should still be enabled when we disable it. */
3775 WARN_ON(!crtc->enabled);
3776
7b9f35a6 3777 intel_crtc->eld_vld = false;
976f8a20
DV		 3778 dev_priv->display.crtc_disable(crtc);
3779 intel_crtc_update_sarea(crtc, false);
ee7b9f93
JB		 3780 dev_priv->display.off(crtc);
3781
931872fc
CW		 3782 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3783 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3784
3785 if (crtc->fb) {
3786 mutex_lock(&dev->struct_mutex);
1690e1eb 3787 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983 3788 mutex_unlock(&dev->struct_mutex);
976f8a20
DV		 3789 crtc->fb = NULL;
3790 }
3791
3792 /* Update computed state. */
3793 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
3794 if (!connector->encoder || !connector->encoder->crtc)
3795 continue;
3796
3797 if (connector->encoder->crtc != crtc)
3798 continue;
3799
3800 connector->dpms = DRM_MODE_DPMS_OFF;
3801 to_intel_encoder(connector->encoder)->connectors_active = false;
cdd59983
CW		 3802 }
3803}
3804
a261b246 3805void intel_modeset_disable(struct drm_device *dev)
79e53945 3806{
a261b246
DV		 3807 struct drm_crtc *crtc;
3808
3809 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3810 if (crtc->enabled)
3811 intel_crtc_disable(crtc);
3812 }
79e53945
JB		 3813}
3814
ea5b213a 3815void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 3816{
4ef69c7a 3817 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3818
ea5b213a
CW		 3819 drm_encoder_cleanup(encoder);
3820 kfree(intel_encoder);
7e7d76c3
JB		 3821}
3822
5ab432ef
DV		 3823/* Simple dpms helper for encodres with just one connector, no cloning and only
3824 * one kind of off state. It clamps all !ON modes to fully OFF and changes the
3825 * state of the entire output pipe. */
3826void intel_encoder_dpms(struct intel_encoder *encoder, int mode)
7e7d76c3 3827{
5ab432ef
DV		 3828 if (mode == DRM_MODE_DPMS_ON) {
3829 encoder->connectors_active = true;
3830
b2cabb0e 3831 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef
DV		 3832 } else {
3833 encoder->connectors_active = false;
3834
b2cabb0e 3835 intel_crtc_update_dpms(encoder->base.crtc);
5ab432ef 3836 }
79e53945
JB		 3837}
3838
0a91ca29
DV		 3839/* Cross check the actual hw state with our own modeset state tracking (and it's
3840 * internal consistency). */
b980514c 3841static void intel_connector_check_state(struct intel_connector *connector)
79e53945 3842{
0a91ca29
DV		 3843 if (connector->get_hw_state(connector)) {
3844 struct intel_encoder *encoder = connector->encoder;
3845 struct drm_crtc *crtc;
3846 bool encoder_enabled;
3847 enum pipe pipe;
3848
3849 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
3850 connector->base.base.id,
3851 drm_get_connector_name(&connector->base));
3852
3853 WARN(connector->base.dpms == DRM_MODE_DPMS_OFF,
3854 "wrong connector dpms state\n");
3855 WARN(connector->base.encoder != &encoder->base,
3856 "active connector not linked to encoder\n");
3857 WARN(!encoder->connectors_active,
3858 "encoder->connectors_active not set\n");
3859
3860 encoder_enabled = encoder->get_hw_state(encoder, &pipe);
3861 WARN(!encoder_enabled, "encoder not enabled\n");
3862 if (WARN_ON(!encoder->base.crtc))
3863 return;
3864
3865 crtc = encoder->base.crtc;
3866
3867 WARN(!crtc->enabled, "crtc not enabled\n");
3868 WARN(!to_intel_crtc(crtc)->active, "crtc not active\n");
3869 WARN(pipe != to_intel_crtc(crtc)->pipe,
3870 "encoder active on the wrong pipe\n");
3871 }
79e53945
JB		 3872}
3873
5ab432ef
DV		 3874/* Even simpler default implementation, if there's really no special case to
3875 * consider. */
3876void intel_connector_dpms(struct drm_connector *connector, int mode)
79e53945 3877{
5ab432ef 3878 struct intel_encoder *encoder = intel_attached_encoder(connector);
d4270e57 3879
5ab432ef
DV		 3880 /* All the simple cases only support two dpms states. */
3881 if (mode != DRM_MODE_DPMS_ON)
3882 mode = DRM_MODE_DPMS_OFF;
d4270e57 3883
5ab432ef
DV		 3884 if (mode == connector->dpms)
3885 return;
3886
3887 connector->dpms = mode;
3888
3889 /* Only need to change hw state when actually enabled */
3890 if (encoder->base.crtc)
3891 intel_encoder_dpms(encoder, mode);
3892 else
8af6cf88 3893 WARN_ON(encoder->connectors_active != false);
0a91ca29 3894
b980514c 3895 intel_modeset_check_state(connector->dev);
79e53945
JB		 3896}
3897
f0947c37
DV		 3898/* Simple connector->get_hw_state implementation for encoders that support only
3899 * one connector and no cloning and hence the encoder state determines the state
3900 * of the connector. */
3901bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 3902{
24929352 3903 enum pipe pipe = 0;
f0947c37 3904 struct intel_encoder *encoder = connector->encoder;
ea5b213a 3905
f0947c37 3906 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 3907}
3908
79e53945 3909static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
35313cde 3910 const struct drm_display_mode *mode,
79e53945
JB		 3911 struct drm_display_mode *adjusted_mode)
3912{
2c07245f 3913 struct drm_device *dev = crtc->dev;
89749350 3914
bad720ff 3915 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3916 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3917 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3918 return false;
2c07245f 3919 }
89749350 3920
f9bef081
DV		 3921 /* All interlaced capable intel hw wants timings in frames. Note though
3922 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3923 * timings, so we need to be careful not to clobber these.*/
3924 if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET))
3925 drm_mode_set_crtcinfo(adjusted_mode, 0);
89749350 3926
44f46b42
CW		 3927 /* WaPruneModeWithIncorrectHsyncOffset: Cantiga+ cannot handle modes
3928 * with a hsync front porch of 0.
3929 */
3930 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
3931 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
3932 return false;
3933
79e53945
JB		 3934 return true;
3935}
3936
25eb05fc
JB		 3937static int valleyview_get_display_clock_speed(struct drm_device *dev)
3938{
3939 return 400000; /* FIXME */
3940}
3941
e70236a8
JB		 3942static int i945_get_display_clock_speed(struct drm_device *dev)
3943{
3944 return 400000;
3945}
79e53945 3946
e70236a8 3947static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3948{
e70236a8
JB		 3949 return 333000;
3950}
79e53945 3951
e70236a8
JB		 3952static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3953{
3954 return 200000;
3955}
79e53945 3956
e70236a8
JB		 3957static int i915gm_get_display_clock_speed(struct drm_device *dev)
3958{
3959 u16 gcfgc = 0;
79e53945 3960
e70236a8
JB		 3961 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3962
3963 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3964 return 133000;
3965 else {
3966 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3967 case GC_DISPLAY_CLOCK_333_MHZ:
3968 return 333000;
3969 default:
3970 case GC_DISPLAY_CLOCK_190_200_MHZ:
3971 return 190000;
79e53945 3972 }
e70236a8
JB		 3973 }
3974}
3975
3976static int i865_get_display_clock_speed(struct drm_device *dev)
3977{
3978 return 266000;
3979}
3980
3981static int i855_get_display_clock_speed(struct drm_device *dev)
3982{
3983 u16 hpllcc = 0;
3984 /* Assume that the hardware is in the high speed state. This
3985 * should be the default.
3986 */
3987 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3988 case GC_CLOCK_133_200:
3989 case GC_CLOCK_100_200:
3990 return 200000;
3991 case GC_CLOCK_166_250:
3992 return 250000;
3993 case GC_CLOCK_100_133:
79e53945 3994 return 133000;
e70236a8 3995 }
79e53945 3996
e70236a8
JB		 3997 /* Shouldn't happen */
3998 return 0;
3999}
79e53945 4000
e70236a8
JB		 4001static int i830_get_display_clock_speed(struct drm_device *dev)
4002{
4003 return 133000;
79e53945
JB		 4004}
4005
2c07245f 4006static void
e69d0bc1 4007intel_reduce_ratio(uint32_t *num, uint32_t *den)
2c07245f
ZW		 4008{
4009 while (*num > 0xffffff || *den > 0xffffff) {
4010 *num >>= 1;
4011 *den >>= 1;
4012 }
4013}
4014
e69d0bc1
DV		 4015void
4016intel_link_compute_m_n(int bits_per_pixel, int nlanes,
4017 int pixel_clock, int link_clock,
4018 struct intel_link_m_n *m_n)
2c07245f 4019{
e69d0bc1 4020 m_n->tu = 64;
22ed1113
CW		 4021 m_n->gmch_m = bits_per_pixel * pixel_clock;
4022 m_n->gmch_n = link_clock * nlanes * 8;
e69d0bc1 4023 intel_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
22ed1113
CW		 4024 m_n->link_m = pixel_clock;
4025 m_n->link_n = link_clock;
e69d0bc1 4026 intel_reduce_ratio(&m_n->link_m, &m_n->link_n);
2c07245f
ZW		 4027}
4028
a7615030
CW		 4029static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
4030{
72bbe58c
KP		 4031 if (i915_panel_use_ssc >= 0)
4032 return i915_panel_use_ssc != 0;
4033 return dev_priv->lvds_use_ssc
435793df 4034 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 4035}
4036
5a354204
JB		 4037/**
4038 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
4039 * @crtc: CRTC structure
3b5c78a3 4040 * @mode: requested mode
5a354204
JB		 4041 *
4042 * A pipe may be connected to one or more outputs. Based on the depth of the
4043 * attached framebuffer, choose a good color depth to use on the pipe.
4044 *
4045 * If possible, match the pipe depth to the fb depth. In some cases, this
4046 * isn't ideal, because the connected output supports a lesser or restricted
4047 * set of depths. Resolve that here:
4048 * LVDS typically supports only 6bpc, so clamp down in that case
4049 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
4050 * Displays may support a restricted set as well, check EDID and clamp as
4051 * appropriate.
3b5c78a3 4052 * DP may want to dither down to 6bpc to fit larger modes
5a354204
JB		 4053 *
4054 * RETURNS:
4055 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
4056 * true if they don't match).
4057 */
4058static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
94352cf9 4059 struct drm_framebuffer *fb,
3b5c78a3
AJ		 4060 unsigned int *pipe_bpp,
4061 struct drm_display_mode *mode)
5a354204
JB		 4062{
4063 struct drm_device *dev = crtc->dev;
4064 struct drm_i915_private *dev_priv = dev->dev_private;
5a354204 4065 struct drm_connector *connector;
6c2b7c12 4066 struct intel_encoder *intel_encoder;
5a354204
JB		 4067 unsigned int display_bpc = UINT_MAX, bpc;
4068
4069 /* Walk the encoders & connectors on this crtc, get min bpc */
6c2b7c12 4070 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5a354204
JB		 4071
4072 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
4073 unsigned int lvds_bpc;
4074
4075 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
4076 LVDS_A3_POWER_UP)
4077 lvds_bpc = 8;
4078 else
4079 lvds_bpc = 6;
4080
4081 if (lvds_bpc < display_bpc) {
82820490 4082 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
5a354204
JB		 4083 display_bpc = lvds_bpc;
4084 }
4085 continue;
4086 }
4087
5a354204
JB		 4088 /* Not one of the known troublemakers, check the EDID */
4089 list_for_each_entry(connector, &dev->mode_config.connector_list,
4090 head) {
6c2b7c12 4091 if (connector->encoder != &intel_encoder->base)
5a354204
JB		 4092 continue;
4093
62ac41a6
JB		 4094 /* Don't use an invalid EDID bpc value */
4095 if (connector->display_info.bpc &&
4096 connector->display_info.bpc < display_bpc) {
82820490 4097 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
5a354204
JB		 4098 display_bpc = connector->display_info.bpc;
4099 }
4100 }
4101
2f4f649a
JN		 4102 if (intel_encoder->type == INTEL_OUTPUT_EDP) {
4103 /* Use VBT settings if we have an eDP panel */
4104 unsigned int edp_bpc = dev_priv->edp.bpp / 3;
4105
9a30a61f 4106 if (edp_bpc && edp_bpc < display_bpc) {
2f4f649a
JN		 4107 DRM_DEBUG_KMS("clamping display bpc (was %d) to eDP (%d)\n", display_bpc, edp_bpc);
4108 display_bpc = edp_bpc;
4109 }
4110 continue;
4111 }
4112
5a354204
JB		 4113 /*
4114 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
4115 * through, clamp it down. (Note: >12bpc will be caught below.)
4116 */
4117 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
4118 if (display_bpc > 8 && display_bpc < 12) {
82820490 4119 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
5a354204
JB		 4120 display_bpc = 12;
4121 } else {
82820490 4122 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
5a354204
JB		 4123 display_bpc = 8;
4124 }
4125 }
4126 }
4127
3b5c78a3
AJ		 4128 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4129 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
4130 display_bpc = 6;
4131 }
4132
5a354204
JB		 4133 /*
4134 * We could just drive the pipe at the highest bpc all the time and
4135 * enable dithering as needed, but that costs bandwidth. So choose
4136 * the minimum value that expresses the full color range of the fb but
4137 * also stays within the max display bpc discovered above.
4138 */
4139
94352cf9 4140 switch (fb->depth) {
5a354204
JB		 4141 case 8:
4142 bpc = 8; /* since we go through a colormap */
4143 break;
4144 case 15:
4145 case 16:
4146 bpc = 6; /* min is 18bpp */
4147 break;
4148 case 24:
578393cd 4149 bpc = 8;
5a354204
JB		 4150 break;
4151 case 30:
578393cd 4152 bpc = 10;
5a354204
JB		 4153 break;
4154 case 48:
578393cd 4155 bpc = 12;
5a354204
JB		 4156 break;
4157 default:
4158 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
4159 bpc = min((unsigned int)8, display_bpc);
4160 break;
4161 }
4162
578393cd
KP		 4163 display_bpc = min(display_bpc, bpc);
4164
82820490
AJ		 4165 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
4166 bpc, display_bpc);
5a354204 4167
578393cd 4168 *pipe_bpp = display_bpc * 3;
5a354204
JB		 4169
4170 return display_bpc != bpc;
4171}
4172
a0c4da24
JB		 4173static int vlv_get_refclk(struct drm_crtc *crtc)
4174{
4175 struct drm_device *dev = crtc->dev;
4176 struct drm_i915_private *dev_priv = dev->dev_private;
4177 int refclk = 27000; /* for DP & HDMI */
4178
4179 return 100000; /* only one validated so far */
4180
4181 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
4182 refclk = 96000;
4183 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4184 if (intel_panel_use_ssc(dev_priv))
4185 refclk = 100000;
4186 else
4187 refclk = 96000;
4188 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4189 refclk = 100000;
4190 }
4191
4192 return refclk;
4193}
4194
c65d77d8
JB		 4195static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
4196{
4197 struct drm_device *dev = crtc->dev;
4198 struct drm_i915_private *dev_priv = dev->dev_private;
4199 int refclk;
4200
a0c4da24
JB		 4201 if (IS_VALLEYVIEW(dev)) {
4202 refclk = vlv_get_refclk(crtc);
4203 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8
JB		 4204 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4205 refclk = dev_priv->lvds_ssc_freq * 1000;
4206 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4207 refclk / 1000);
4208 } else if (!IS_GEN2(dev)) {
4209 refclk = 96000;
4210 } else {
4211 refclk = 48000;
4212 }
4213
4214 return refclk;
4215}
4216
4217static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode,
4218 intel_clock_t *clock)
4219{
4220 /* SDVO TV has fixed PLL values depend on its clock range,
4221 this mirrors vbios setting. */
4222 if (adjusted_mode->clock >= 100000
4223 && adjusted_mode->clock < 140500) {
4224 clock->p1 = 2;
4225 clock->p2 = 10;
4226 clock->n = 3;
4227 clock->m1 = 16;
4228 clock->m2 = 8;
4229 } else if (adjusted_mode->clock >= 140500
4230 && adjusted_mode->clock <= 200000) {
4231 clock->p1 = 1;
4232 clock->p2 = 10;
4233 clock->n = 6;
4234 clock->m1 = 12;
4235 clock->m2 = 8;
4236 }
4237}
4238
a7516a05
JB		 4239static void i9xx_update_pll_dividers(struct drm_crtc *crtc,
4240 intel_clock_t *clock,
4241 intel_clock_t *reduced_clock)
4242{
4243 struct drm_device *dev = crtc->dev;
4244 struct drm_i915_private *dev_priv = dev->dev_private;
4245 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4246 int pipe = intel_crtc->pipe;
4247 u32 fp, fp2 = 0;
4248
4249 if (IS_PINEVIEW(dev)) {
4250 fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2;
4251 if (reduced_clock)
4252 fp2 = (1 << reduced_clock->n) << 16 |
4253 reduced_clock->m1 << 8 | reduced_clock->m2;
4254 } else {
4255 fp = clock->n << 16 | clock->m1 << 8 | clock->m2;
4256 if (reduced_clock)
4257 fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 |
4258 reduced_clock->m2;
4259 }
4260
4261 I915_WRITE(FP0(pipe), fp);
4262
4263 intel_crtc->lowfreq_avail = false;
4264 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4265 reduced_clock && i915_powersave) {
4266 I915_WRITE(FP1(pipe), fp2);
4267 intel_crtc->lowfreq_avail = true;
4268 } else {
4269 I915_WRITE(FP1(pipe), fp);
4270 }
4271}
4272
a0c4da24
JB		 4273static void vlv_update_pll(struct drm_crtc *crtc,
4274 struct drm_display_mode *mode,
4275 struct drm_display_mode *adjusted_mode,
4276 intel_clock_t *clock, intel_clock_t *reduced_clock,
2a8f64ca 4277 int num_connectors)
a0c4da24
JB		 4278{
4279 struct drm_device *dev = crtc->dev;
4280 struct drm_i915_private *dev_priv = dev->dev_private;
4281 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4282 int pipe = intel_crtc->pipe;
4283 u32 dpll, mdiv, pdiv;
4284 u32 bestn, bestm1, bestm2, bestp1, bestp2;
2a8f64ca
VP		 4285 bool is_sdvo;
4286 u32 temp;
a0c4da24 4287
09153000
DV		 4288 mutex_lock(&dev_priv->dpio_lock);
4289
2a8f64ca
VP		 4290 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4291 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
a0c4da24 4292
2a8f64ca
VP		 4293 dpll = DPLL_VGA_MODE_DIS;
4294 dpll |= DPLL_EXT_BUFFER_ENABLE_VLV;
4295 dpll |= DPLL_REFA_CLK_ENABLE_VLV;
4296 dpll |= DPLL_INTEGRATED_CLOCK_VLV;
4297
4298 I915_WRITE(DPLL(pipe), dpll);
4299 POSTING_READ(DPLL(pipe));
a0c4da24
JB		 4300
4301 bestn = clock->n;
4302 bestm1 = clock->m1;
4303 bestm2 = clock->m2;
4304 bestp1 = clock->p1;
4305 bestp2 = clock->p2;
4306
2a8f64ca
VP		 4307 /*
4308 * In Valleyview PLL and program lane counter registers are exposed
4309 * through DPIO interface
4310 */
a0c4da24
JB		 4311 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
4312 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
4313 mdiv |= ((bestn << DPIO_N_SHIFT));
4314 mdiv |= (1 << DPIO_POST_DIV_SHIFT);
4315 mdiv |= (1 << DPIO_K_SHIFT);
4316 mdiv |= DPIO_ENABLE_CALIBRATION;
4317 intel_dpio_write(dev_priv, DPIO_DIV(pipe), mdiv);
4318
4319 intel_dpio_write(dev_priv, DPIO_CORE_CLK(pipe), 0x01000000);
4320
2a8f64ca 4321 pdiv = (1 << DPIO_REFSEL_OVERRIDE) | (5 << DPIO_PLL_MODESEL_SHIFT) |
a0c4da24 4322 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT) | (1<<20) |
2a8f64ca
VP		 4323 (7 << DPIO_PLL_REFCLK_SEL_SHIFT) | (8 << DPIO_DRIVER_CTL_SHIFT) |
4324 (5 << DPIO_CLK_BIAS_CTL_SHIFT);
a0c4da24
JB		 4325 intel_dpio_write(dev_priv, DPIO_REFSFR(pipe), pdiv);
4326
2a8f64ca 4327 intel_dpio_write(dev_priv, DPIO_LFP_COEFF(pipe), 0x005f003b);
a0c4da24
JB		 4328
4329 dpll |= DPLL_VCO_ENABLE;
4330 I915_WRITE(DPLL(pipe), dpll);
4331 POSTING_READ(DPLL(pipe));
4332 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
4333 DRM_ERROR("DPLL %d failed to lock\n", pipe);
4334
2a8f64ca
VP		 4335 intel_dpio_write(dev_priv, DPIO_FASTCLK_DISABLE, 0x620);
4336
4337 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4338 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4339
4340 I915_WRITE(DPLL(pipe), dpll);
4341
4342 /* Wait for the clocks to stabilize. */
4343 POSTING_READ(DPLL(pipe));
4344 udelay(150);
a0c4da24 4345
2a8f64ca
VP		 4346 temp = 0;
4347 if (is_sdvo) {
4348 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
a0c4da24
JB		 4349 if (temp > 1)
4350 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4351 else
4352 temp = 0;
a0c4da24 4353 }
2a8f64ca
VP		 4354 I915_WRITE(DPLL_MD(pipe), temp);
4355 POSTING_READ(DPLL_MD(pipe));
a0c4da24 4356
2a8f64ca
VP		 4357 /* Now program lane control registers */
4358 if(intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)
4359 || intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
4360 {
4361 temp = 0x1000C4;
4362 if(pipe == 1)
4363 temp |= (1 << 21);
4364 intel_dpio_write(dev_priv, DPIO_DATA_CHANNEL1, temp);
4365 }
4366 if(intel_pipe_has_type(crtc,INTEL_OUTPUT_EDP))
4367 {
4368 temp = 0x1000C4;
4369 if(pipe == 1)
4370 temp |= (1 << 21);
4371 intel_dpio_write(dev_priv, DPIO_DATA_CHANNEL2, temp);
4372 }
09153000
DV		 4373
4374 mutex_unlock(&dev_priv->dpio_lock);
a0c4da24
JB		 4375}
4376
eb1cbe48
DV		 4377static void i9xx_update_pll(struct drm_crtc *crtc,
4378 struct drm_display_mode *mode,
4379 struct drm_display_mode *adjusted_mode,
4380 intel_clock_t *clock, intel_clock_t *reduced_clock,
4381 int num_connectors)
4382{
4383 struct drm_device *dev = crtc->dev;
4384 struct drm_i915_private *dev_priv = dev->dev_private;
4385 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
dafd226c 4386 struct intel_encoder *encoder;
eb1cbe48
DV		 4387 int pipe = intel_crtc->pipe;
4388 u32 dpll;
4389 bool is_sdvo;
4390
2a8f64ca
VP		 4391 i9xx_update_pll_dividers(crtc, clock, reduced_clock);
4392
eb1cbe48
DV		 4393 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4394 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4395
4396 dpll = DPLL_VGA_MODE_DIS;
4397
4398 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4399 dpll |= DPLLB_MODE_LVDS;
4400 else
4401 dpll |= DPLLB_MODE_DAC_SERIAL;
4402 if (is_sdvo) {
4403 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4404 if (pixel_multiplier > 1) {
4405 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4406 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4407 }
4408 dpll |= DPLL_DVO_HIGH_SPEED;
4409 }
4410 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4411 dpll |= DPLL_DVO_HIGH_SPEED;
4412
4413 /* compute bitmask from p1 value */
4414 if (IS_PINEVIEW(dev))
4415 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4416 else {
4417 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4418 if (IS_G4X(dev) && reduced_clock)
4419 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4420 }
4421 switch (clock->p2) {
4422 case 5:
4423 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4424 break;
4425 case 7:
4426 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4427 break;
4428 case 10:
4429 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4430 break;
4431 case 14:
4432 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4433 break;
4434 }
4435 if (INTEL_INFO(dev)->gen >= 4)
4436 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4437
4438 if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4439 dpll |= PLL_REF_INPUT_TVCLKINBC;
4440 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4441 /* XXX: just matching BIOS for now */
4442 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4443 dpll |= 3;
4444 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4445 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4446 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4447 else
4448 dpll |= PLL_REF_INPUT_DREFCLK;
4449
4450 dpll |= DPLL_VCO_ENABLE;
4451 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4452 POSTING_READ(DPLL(pipe));
4453 udelay(150);
4454
dafd226c
DV		 4455 for_each_encoder_on_crtc(dev, crtc, encoder)
4456 if (encoder->pre_pll_enable)
4457 encoder->pre_pll_enable(encoder);
eb1cbe48
DV		 4458
4459 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4460 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4461
4462 I915_WRITE(DPLL(pipe), dpll);
4463
4464 /* Wait for the clocks to stabilize. */
4465 POSTING_READ(DPLL(pipe));
4466 udelay(150);
4467
4468 if (INTEL_INFO(dev)->gen >= 4) {
4469 u32 temp = 0;
4470 if (is_sdvo) {
4471 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4472 if (temp > 1)
4473 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4474 else
4475 temp = 0;
4476 }
4477 I915_WRITE(DPLL_MD(pipe), temp);
4478 } else {
4479 /* The pixel multiplier can only be updated once the
4480 * DPLL is enabled and the clocks are stable.
4481 *
4482 * So write it again.
4483 */
4484 I915_WRITE(DPLL(pipe), dpll);
4485 }
4486}
4487
4488static void i8xx_update_pll(struct drm_crtc *crtc,
4489 struct drm_display_mode *adjusted_mode,
2a8f64ca 4490 intel_clock_t *clock, intel_clock_t *reduced_clock,
eb1cbe48
DV		 4491 int num_connectors)
4492{
4493 struct drm_device *dev = crtc->dev;
4494 struct drm_i915_private *dev_priv = dev->dev_private;
4495 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
dafd226c 4496 struct intel_encoder *encoder;
eb1cbe48
DV		 4497 int pipe = intel_crtc->pipe;
4498 u32 dpll;
4499
2a8f64ca
VP		 4500 i9xx_update_pll_dividers(crtc, clock, reduced_clock);
4501
eb1cbe48
DV		 4502 dpll = DPLL_VGA_MODE_DIS;
4503
4504 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4505 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4506 } else {
4507 if (clock->p1 == 2)
4508 dpll |= PLL_P1_DIVIDE_BY_TWO;
4509 else
4510 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4511 if (clock->p2 == 4)
4512 dpll |= PLL_P2_DIVIDE_BY_4;
4513 }
4514
4515 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4516 /* XXX: just matching BIOS for now */
4517 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4518 dpll |= 3;
4519 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4520 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4521 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4522 else
4523 dpll |= PLL_REF_INPUT_DREFCLK;
4524
4525 dpll |= DPLL_VCO_ENABLE;
4526 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4527 POSTING_READ(DPLL(pipe));
4528 udelay(150);
4529
dafd226c
DV		 4530 for_each_encoder_on_crtc(dev, crtc, encoder)
4531 if (encoder->pre_pll_enable)
4532 encoder->pre_pll_enable(encoder);
eb1cbe48 4533
5b5896e4
DV		 4534 I915_WRITE(DPLL(pipe), dpll);
4535
4536 /* Wait for the clocks to stabilize. */
4537 POSTING_READ(DPLL(pipe));
4538 udelay(150);
4539
eb1cbe48
DV		 4540 /* The pixel multiplier can only be updated once the
4541 * DPLL is enabled and the clocks are stable.
4542 *
4543 * So write it again.
4544 */
4545 I915_WRITE(DPLL(pipe), dpll);
4546}
4547
b0e77b9c
PZ		 4548static void intel_set_pipe_timings(struct intel_crtc *intel_crtc,
4549 struct drm_display_mode *mode,
4550 struct drm_display_mode *adjusted_mode)
4551{
4552 struct drm_device *dev = intel_crtc->base.dev;
4553 struct drm_i915_private *dev_priv = dev->dev_private;
4554 enum pipe pipe = intel_crtc->pipe;
fe2b8f9d 4555 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
b0e77b9c
PZ		 4556 uint32_t vsyncshift;
4557
4558 if (!IS_GEN2(dev) && adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
4559 /* the chip adds 2 halflines automatically */
4560 adjusted_mode->crtc_vtotal -= 1;
4561 adjusted_mode->crtc_vblank_end -= 1;
4562 vsyncshift = adjusted_mode->crtc_hsync_start
4563 - adjusted_mode->crtc_htotal / 2;
4564 } else {
4565 vsyncshift = 0;
4566 }
4567
4568 if (INTEL_INFO(dev)->gen > 3)
fe2b8f9d 4569 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
b0e77b9c 4570
fe2b8f9d 4571 I915_WRITE(HTOTAL(cpu_transcoder),
b0e77b9c
PZ		 4572 (adjusted_mode->crtc_hdisplay - 1) |
4573 ((adjusted_mode->crtc_htotal - 1) << 16));
fe2b8f9d 4574 I915_WRITE(HBLANK(cpu_transcoder),
b0e77b9c
PZ		 4575 (adjusted_mode->crtc_hblank_start - 1) |
4576 ((adjusted_mode->crtc_hblank_end - 1) << 16));
fe2b8f9d 4577 I915_WRITE(HSYNC(cpu_transcoder),
b0e77b9c
PZ		 4578 (adjusted_mode->crtc_hsync_start - 1) |
4579 ((adjusted_mode->crtc_hsync_end - 1) << 16));
4580
fe2b8f9d 4581 I915_WRITE(VTOTAL(cpu_transcoder),
b0e77b9c
PZ		 4582 (adjusted_mode->crtc_vdisplay - 1) |
4583 ((adjusted_mode->crtc_vtotal - 1) << 16));
fe2b8f9d 4584 I915_WRITE(VBLANK(cpu_transcoder),
b0e77b9c
PZ		 4585 (adjusted_mode->crtc_vblank_start - 1) |
4586 ((adjusted_mode->crtc_vblank_end - 1) << 16));
fe2b8f9d 4587 I915_WRITE(VSYNC(cpu_transcoder),
b0e77b9c
PZ		 4588 (adjusted_mode->crtc_vsync_start - 1) |
4589 ((adjusted_mode->crtc_vsync_end - 1) << 16));
4590
b5e508d4
PZ		 4591 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
4592 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
4593 * documented on the DDI_FUNC_CTL register description, EDP Input Select
4594 * bits. */
4595 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
4596 (pipe == PIPE_B || pipe == PIPE_C))
4597 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
4598
b0e77b9c
PZ		 4599 /* pipesrc controls the size that is scaled from, which should
4600 * always be the user's requested size.
4601 */
4602 I915_WRITE(PIPESRC(pipe),
4603 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
4604}
4605
f564048e
EA		 4606static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4607 struct drm_display_mode *mode,
4608 struct drm_display_mode *adjusted_mode,
4609 int x, int y,
94352cf9 4610 struct drm_framebuffer *fb)
79e53945
JB		 4611{
4612 struct drm_device *dev = crtc->dev;
4613 struct drm_i915_private *dev_priv = dev->dev_private;
4614 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4615 int pipe = intel_crtc->pipe;
80824003 4616 int plane = intel_crtc->plane;
c751ce4f 4617 int refclk, num_connectors = 0;
652c393a 4618 intel_clock_t clock, reduced_clock;
b0e77b9c 4619 u32 dspcntr, pipeconf;
eb1cbe48
DV		 4620 bool ok, has_reduced_clock = false, is_sdvo = false;
4621 bool is_lvds = false, is_tv = false, is_dp = false;
5eddb70b 4622 struct intel_encoder *encoder;
d4906093 4623 const intel_limit_t *limit;
5c3b82e2 4624 int ret;
79e53945 4625
6c2b7c12 4626 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4627 switch (encoder->type) {
79e53945
JB		 4628 case INTEL_OUTPUT_LVDS:
4629 is_lvds = true;
4630 break;
4631 case INTEL_OUTPUT_SDVO:
7d57382e 4632 case INTEL_OUTPUT_HDMI:
79e53945 4633 is_sdvo = true;
5eddb70b 4634 if (encoder->needs_tv_clock)
e2f0ba97 4635 is_tv = true;
79e53945 4636 break;
79e53945
JB		 4637 case INTEL_OUTPUT_TVOUT:
4638 is_tv = true;
4639 break;
a4fc5ed6
KP		 4640 case INTEL_OUTPUT_DISPLAYPORT:
4641 is_dp = true;
4642 break;
79e53945 4643 }
43565a06 4644
c751ce4f 4645 num_connectors++;
79e53945
JB		 4646 }
4647
c65d77d8 4648 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4649
d4906093
ML		 4650 /*
4651 * Returns a set of divisors for the desired target clock with the given
4652 * refclk, or FALSE. The returned values represent the clock equation:
4653 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4654 */
1b894b59 4655 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4656 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4657 &clock);
79e53945
JB		 4658 if (!ok) {
4659 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4660 return -EINVAL;
79e53945
JB		 4661 }
4662
cda4b7d3 4663 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4664 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4665
ddc9003c 4666 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4667 /*
4668 * Ensure we match the reduced clock's P to the target clock.
4669 * If the clocks don't match, we can't switch the display clock
4670 * by using the FP0/FP1. In such case we will disable the LVDS
4671 * downclock feature.
4672 */
ddc9003c 4673 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4674 dev_priv->lvds_downclock,
4675 refclk,
cec2f356 4676 &clock,
5eddb70b 4677 &reduced_clock);
7026d4ac
ZW		 4678 }
4679
c65d77d8
JB		 4680 if (is_sdvo && is_tv)
4681 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
7026d4ac 4682
eb1cbe48 4683 if (IS_GEN2(dev))
2a8f64ca
VP		 4684 i8xx_update_pll(crtc, adjusted_mode, &clock,
4685 has_reduced_clock ? &reduced_clock : NULL,
4686 num_connectors);
a0c4da24 4687 else if (IS_VALLEYVIEW(dev))
2a8f64ca
VP		 4688 vlv_update_pll(crtc, mode, adjusted_mode, &clock,
4689 has_reduced_clock ? &reduced_clock : NULL,
4690 num_connectors);
79e53945 4691 else
eb1cbe48
DV		 4692 i9xx_update_pll(crtc, mode, adjusted_mode, &clock,
4693 has_reduced_clock ? &reduced_clock : NULL,
4694 num_connectors);
79e53945
JB		 4695
4696 /* setup pipeconf */
5eddb70b 4697 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4698
4699 /* Set up the display plane register */
4700 dspcntr = DISPPLANE_GAMMA_ENABLE;
4701
929c77fb
EA		 4702 if (pipe == 0)
4703 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4704 else
4705 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4706
a6c45cf0 4707 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4708 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4709 * core speed.
4710 *
4711 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4712 * pipe == 0 check?
4713 */
e70236a8
JB		 4714 if (mode->clock >
4715 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4716 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4717 else
5eddb70b 4718 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4719 }
4720
3b5c78a3 4721 /* default to 8bpc */
dfd07d72 4722 pipeconf &= ~(PIPECONF_BPC_MASK | PIPECONF_DITHER_EN);
3b5c78a3 4723 if (is_dp) {
0c96c65b 4724 if (adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
dfd07d72 4725 pipeconf |= PIPECONF_6BPC |
3b5c78a3
AJ		 4726 PIPECONF_DITHER_EN |
4727 PIPECONF_DITHER_TYPE_SP;
4728 }
4729 }
4730
19c03924
GB		 4731 if (IS_VALLEYVIEW(dev) && intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
4732 if (adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
dfd07d72 4733 pipeconf |= PIPECONF_6BPC |
19c03924
GB		 4734 PIPECONF_ENABLE |
4735 I965_PIPECONF_ACTIVE;
4736 }
4737 }
4738
28c97730 4739 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4740 drm_mode_debug_printmodeline(mode);
4741
a7516a05
JB		 4742 if (HAS_PIPE_CXSR(dev)) {
4743 if (intel_crtc->lowfreq_avail) {
28c97730 4744 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a 4745 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
a7516a05 4746 } else {
28c97730 4747 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 4748 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
4749 }
4750 }
4751
617cf884 4752 pipeconf &= ~PIPECONF_INTERLACE_MASK;
dbb02575 4753 if (!IS_GEN2(dev) &&
b0e77b9c 4754 adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
734b4157 4755 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
b0e77b9c 4756 else
617cf884 4757 pipeconf |= PIPECONF_PROGRESSIVE;
734b4157 4758
b0e77b9c 4759 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5eddb70b
CW		 4760
4761 /* pipesrc and dspsize control the size that is scaled from,
4762 * which should always be the user's requested size.
79e53945 4763 */
929c77fb
EA		 4764 I915_WRITE(DSPSIZE(plane),
4765 ((mode->vdisplay - 1) << 16) |
4766 (mode->hdisplay - 1));
4767 I915_WRITE(DSPPOS(plane), 0);
2c07245f 4768
f564048e
EA		 4769 I915_WRITE(PIPECONF(pipe), pipeconf);
4770 POSTING_READ(PIPECONF(pipe));
929c77fb 4771 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 4772
4773 intel_wait_for_vblank(dev, pipe);
4774
f564048e
EA		 4775 I915_WRITE(DSPCNTR(plane), dspcntr);
4776 POSTING_READ(DSPCNTR(plane));
4777
94352cf9 4778 ret = intel_pipe_set_base(crtc, x, y, fb);
f564048e
EA		 4779
4780 intel_update_watermarks(dev);
4781
f564048e
EA		 4782 return ret;
4783}
4784
dde86e2d 4785static void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 4786{
4787 struct drm_i915_private *dev_priv = dev->dev_private;
4788 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 4789 struct intel_encoder *encoder;
13d83a67
JB		 4790 u32 temp;
4791 bool has_lvds = false;
199e5d79
KP		 4792 bool has_cpu_edp = false;
4793 bool has_pch_edp = false;
4794 bool has_panel = false;
99eb6a01
KP		 4795 bool has_ck505 = false;
4796 bool can_ssc = false;
13d83a67
JB		 4797
4798 /* We need to take the global config into account */
199e5d79
KP		 4799 list_for_each_entry(encoder, &mode_config->encoder_list,
4800 base.head) {
4801 switch (encoder->type) {
4802 case INTEL_OUTPUT_LVDS:
4803 has_panel = true;
4804 has_lvds = true;
4805 break;
4806 case INTEL_OUTPUT_EDP:
4807 has_panel = true;
4808 if (intel_encoder_is_pch_edp(&encoder->base))
4809 has_pch_edp = true;
4810 else
4811 has_cpu_edp = true;
4812 break;
13d83a67
JB		 4813 }
4814 }
4815
99eb6a01
KP		 4816 if (HAS_PCH_IBX(dev)) {
4817 has_ck505 = dev_priv->display_clock_mode;
4818 can_ssc = has_ck505;
4819 } else {
4820 has_ck505 = false;
4821 can_ssc = true;
4822 }
4823
4824 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4825 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
4826 has_ck505);
13d83a67
JB		 4827
4828 /* Ironlake: try to setup display ref clock before DPLL
4829 * enabling. This is only under driver's control after
4830 * PCH B stepping, previous chipset stepping should be
4831 * ignoring this setting.
4832 */
4833 temp = I915_READ(PCH_DREF_CONTROL);
4834 /* Always enable nonspread source */
4835 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 4836
99eb6a01
KP		 4837 if (has_ck505)
4838 temp |= DREF_NONSPREAD_CK505_ENABLE;
4839 else
4840 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 4841
199e5d79
KP		 4842 if (has_panel) {
4843 temp &= ~DREF_SSC_SOURCE_MASK;
4844 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 4845
199e5d79 4846 /* SSC must be turned on before enabling the CPU output */
99eb6a01 4847 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4848 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 4849 temp |= DREF_SSC1_ENABLE;
e77166b5
DV		 4850 } else
4851 temp &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 4852
4853 /* Get SSC going before enabling the outputs */
4854 I915_WRITE(PCH_DREF_CONTROL, temp);
4855 POSTING_READ(PCH_DREF_CONTROL);
4856 udelay(200);
4857
13d83a67
JB		 4858 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4859
4860 /* Enable CPU source on CPU attached eDP */
199e5d79 4861 if (has_cpu_edp) {
99eb6a01 4862 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4863 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 4864 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 4865 }
13d83a67
JB		 4866 else
4867 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 4868 } else
4869 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4870
4871 I915_WRITE(PCH_DREF_CONTROL, temp);
4872 POSTING_READ(PCH_DREF_CONTROL);
4873 udelay(200);
4874 } else {
4875 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4876
4877 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4878
4879 /* Turn off CPU output */
4880 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4881
4882 I915_WRITE(PCH_DREF_CONTROL, temp);
4883 POSTING_READ(PCH_DREF_CONTROL);
4884 udelay(200);
4885
4886 /* Turn off the SSC source */
4887 temp &= ~DREF_SSC_SOURCE_MASK;
4888 temp |= DREF_SSC_SOURCE_DISABLE;
4889
4890 /* Turn off SSC1 */
4891 temp &= ~ DREF_SSC1_ENABLE;
4892
13d83a67
JB		 4893 I915_WRITE(PCH_DREF_CONTROL, temp);
4894 POSTING_READ(PCH_DREF_CONTROL);
4895 udelay(200);
4896 }
4897}
4898
dde86e2d
PZ		 4899/* Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O. */
4900static void lpt_init_pch_refclk(struct drm_device *dev)
4901{
4902 struct drm_i915_private *dev_priv = dev->dev_private;
4903 struct drm_mode_config *mode_config = &dev->mode_config;
4904 struct intel_encoder *encoder;
4905 bool has_vga = false;
4906 bool is_sdv = false;
4907 u32 tmp;
4908
4909 list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
4910 switch (encoder->type) {
4911 case INTEL_OUTPUT_ANALOG:
4912 has_vga = true;
4913 break;
4914 }
4915 }
4916
4917 if (!has_vga)
4918 return;
4919
c00db246
DV		 4920 mutex_lock(&dev_priv->dpio_lock);
4921
dde86e2d
PZ		 4922 /* XXX: Rip out SDV support once Haswell ships for real. */
4923 if (IS_HASWELL(dev) && (dev->pci_device & 0xFF00) == 0x0C00)
4924 is_sdv = true;
4925
4926 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
4927 tmp &= ~SBI_SSCCTL_DISABLE;
4928 tmp |= SBI_SSCCTL_PATHALT;
4929 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
4930
4931 udelay(24);
4932
4933 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
4934 tmp &= ~SBI_SSCCTL_PATHALT;
4935 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
4936
4937 if (!is_sdv) {
4938 tmp = I915_READ(SOUTH_CHICKEN2);
4939 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
4940 I915_WRITE(SOUTH_CHICKEN2, tmp);
4941
4942 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
4943 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
4944 DRM_ERROR("FDI mPHY reset assert timeout\n");
4945
4946 tmp = I915_READ(SOUTH_CHICKEN2);
4947 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
4948 I915_WRITE(SOUTH_CHICKEN2, tmp);
4949
4950 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
4951 FDI_MPHY_IOSFSB_RESET_STATUS) == 0,
4952 100))
4953 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
4954 }
4955
4956 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
4957 tmp &= ~(0xFF << 24);
4958 tmp |= (0x12 << 24);
4959 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
4960
4961 if (!is_sdv) {
4962 tmp = intel_sbi_read(dev_priv, 0x808C, SBI_MPHY);
4963 tmp &= ~(0x3 << 6);
4964 tmp |= (1 << 6) | (1 << 0);
4965 intel_sbi_write(dev_priv, 0x808C, tmp, SBI_MPHY);
4966 }
4967
4968 if (is_sdv) {
4969 tmp = intel_sbi_read(dev_priv, 0x800C, SBI_MPHY);
4970 tmp |= 0x7FFF;
4971 intel_sbi_write(dev_priv, 0x800C, tmp, SBI_MPHY);
4972 }
4973
4974 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
4975 tmp |= (1 << 11);
4976 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
4977
4978 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
4979 tmp |= (1 << 11);
4980 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
4981
4982 if (is_sdv) {
4983 tmp = intel_sbi_read(dev_priv, 0x2038, SBI_MPHY);
4984 tmp |= (0x3F << 24) | (0xF << 20) | (0xF << 16);
4985 intel_sbi_write(dev_priv, 0x2038, tmp, SBI_MPHY);
4986
4987 tmp = intel_sbi_read(dev_priv, 0x2138, SBI_MPHY);
4988 tmp |= (0x3F << 24) | (0xF << 20) | (0xF << 16);
4989 intel_sbi_write(dev_priv, 0x2138, tmp, SBI_MPHY);
4990
4991 tmp = intel_sbi_read(dev_priv, 0x203C, SBI_MPHY);
4992 tmp |= (0x3F << 8);
4993 intel_sbi_write(dev_priv, 0x203C, tmp, SBI_MPHY);
4994
4995 tmp = intel_sbi_read(dev_priv, 0x213C, SBI_MPHY);
4996 tmp |= (0x3F << 8);
4997 intel_sbi_write(dev_priv, 0x213C, tmp, SBI_MPHY);
4998 }
4999
5000 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
5001 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
5002 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
5003
5004 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
5005 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
5006 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
5007
5008 if (!is_sdv) {
5009 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
5010 tmp &= ~(7 << 13);
5011 tmp |= (5 << 13);
5012 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
5013
5014 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
5015 tmp &= ~(7 << 13);
5016 tmp |= (5 << 13);
5017 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
5018 }
5019
5020 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
5021 tmp &= ~0xFF;
5022 tmp |= 0x1C;
5023 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
5024
5025 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
5026 tmp &= ~0xFF;
5027 tmp |= 0x1C;
5028 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
5029
5030 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
5031 tmp &= ~(0xFF << 16);
5032 tmp |= (0x1C << 16);
5033 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
5034
5035 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
5036 tmp &= ~(0xFF << 16);
5037 tmp |= (0x1C << 16);
5038 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
5039
5040 if (!is_sdv) {
5041 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
5042 tmp |= (1 << 27);
5043 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
5044
5045 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
5046 tmp |= (1 << 27);
5047 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
5048
5049 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
5050 tmp &= ~(0xF << 28);
5051 tmp |= (4 << 28);
5052 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
5053
5054 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
5055 tmp &= ~(0xF << 28);
5056 tmp |= (4 << 28);
5057 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
5058 }
5059
5060 /* ULT uses SBI_GEN0, but ULT doesn't have VGA, so we don't care. */
5061 tmp = intel_sbi_read(dev_priv, SBI_DBUFF0, SBI_ICLK);
5062 tmp |= SBI_DBUFF0_ENABLE;
5063 intel_sbi_write(dev_priv, SBI_DBUFF0, tmp, SBI_ICLK);
c00db246
DV		 5064
5065 mutex_unlock(&dev_priv->dpio_lock);
dde86e2d
PZ		 5066}
5067
5068/*
5069 * Initialize reference clocks when the driver loads
5070 */
5071void intel_init_pch_refclk(struct drm_device *dev)
5072{
5073 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
5074 ironlake_init_pch_refclk(dev);
5075 else if (HAS_PCH_LPT(dev))
5076 lpt_init_pch_refclk(dev);
5077}
5078
d9d444cb
JB		 5079static int ironlake_get_refclk(struct drm_crtc *crtc)
5080{
5081 struct drm_device *dev = crtc->dev;
5082 struct drm_i915_private *dev_priv = dev->dev_private;
5083 struct intel_encoder *encoder;
d9d444cb
JB		 5084 struct intel_encoder *edp_encoder = NULL;
5085 int num_connectors = 0;
5086 bool is_lvds = false;
5087
6c2b7c12 5088 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 5089 switch (encoder->type) {
5090 case INTEL_OUTPUT_LVDS:
5091 is_lvds = true;
5092 break;
5093 case INTEL_OUTPUT_EDP:
5094 edp_encoder = encoder;
5095 break;
5096 }
5097 num_connectors++;
5098 }
5099
5100 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
5101 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
5102 dev_priv->lvds_ssc_freq);
5103 return dev_priv->lvds_ssc_freq * 1000;
5104 }
5105
5106 return 120000;
5107}
5108
c8203565 5109static void ironlake_set_pipeconf(struct drm_crtc *crtc,
f564048e 5110 struct drm_display_mode *adjusted_mode,
c8203565 5111 bool dither)
79e53945 5112{
c8203565 5113 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
79e53945
JB		 5114 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5115 int pipe = intel_crtc->pipe;
c8203565
PZ		 5116 uint32_t val;
5117
5118 val = I915_READ(PIPECONF(pipe));
5119
dfd07d72 5120 val &= ~PIPECONF_BPC_MASK;
c8203565
PZ		 5121 switch (intel_crtc->bpp) {
5122 case 18:
dfd07d72 5123 val |= PIPECONF_6BPC;
c8203565
PZ		 5124 break;
5125 case 24:
dfd07d72 5126 val |= PIPECONF_8BPC;
c8203565
PZ		 5127 break;
5128 case 30:
dfd07d72 5129 val |= PIPECONF_10BPC;
c8203565
PZ		 5130 break;
5131 case 36:
dfd07d72 5132 val |= PIPECONF_12BPC;
c8203565
PZ		 5133 break;
5134 default:
cc769b62
PZ		 5135 /* Case prevented by intel_choose_pipe_bpp_dither. */
5136 BUG();
c8203565
PZ		 5137 }
5138
5139 val &= ~(PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_MASK);
5140 if (dither)
5141 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
5142
5143 val &= ~PIPECONF_INTERLACE_MASK;
5144 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
5145 val |= PIPECONF_INTERLACED_ILK;
5146 else
5147 val |= PIPECONF_PROGRESSIVE;
5148
3685a8f3
VS		 5149 if (adjusted_mode->private_flags & INTEL_MODE_LIMITED_COLOR_RANGE)
5150 val |= PIPECONF_COLOR_RANGE_SELECT;
5151 else
5152 val &= ~PIPECONF_COLOR_RANGE_SELECT;
5153
c8203565
PZ		 5154 I915_WRITE(PIPECONF(pipe), val);
5155 POSTING_READ(PIPECONF(pipe));
5156}
5157
86d3efce
VS		 5158/*
5159 * Set up the pipe CSC unit.
5160 *
5161 * Currently only full range RGB to limited range RGB conversion
5162 * is supported, but eventually this should handle various
5163 * RGB<->YCbCr scenarios as well.
5164 */
5165static void intel_set_pipe_csc(struct drm_crtc *crtc,
5166 const struct drm_display_mode *adjusted_mode)
5167{
5168 struct drm_device *dev = crtc->dev;
5169 struct drm_i915_private *dev_priv = dev->dev_private;
5170 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5171 int pipe = intel_crtc->pipe;
5172 uint16_t coeff = 0x7800; /* 1.0 */
5173
5174 /*
5175 * TODO: Check what kind of values actually come out of the pipe
5176 * with these coeff/postoff values and adjust to get the best
5177 * accuracy. Perhaps we even need to take the bpc value into
5178 * consideration.
5179 */
5180
5181 if (adjusted_mode->private_flags & INTEL_MODE_LIMITED_COLOR_RANGE)
5182 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
5183
5184 /*
5185 * GY/GU and RY/RU should be the other way around according
5186 * to BSpec, but reality doesn't agree. Just set them up in
5187 * a way that results in the correct picture.
5188 */
5189 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
5190 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
5191
5192 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
5193 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
5194
5195 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
5196 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
5197
5198 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
5199 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
5200 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
5201
5202 if (INTEL_INFO(dev)->gen > 6) {
5203 uint16_t postoff = 0;
5204
5205 if (adjusted_mode->private_flags & INTEL_MODE_LIMITED_COLOR_RANGE)
5206 postoff = (16 * (1 << 13) / 255) & 0x1fff;
5207
5208 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
5209 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
5210 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
5211
5212 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
5213 } else {
5214 uint32_t mode = CSC_MODE_YUV_TO_RGB;
5215
5216 if (adjusted_mode->private_flags & INTEL_MODE_LIMITED_COLOR_RANGE)
5217 mode |= CSC_BLACK_SCREEN_OFFSET;
5218
5219 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
5220 }
5221}
5222
ee2b0b38
PZ		 5223static void haswell_set_pipeconf(struct drm_crtc *crtc,
5224 struct drm_display_mode *adjusted_mode,
5225 bool dither)
5226{
5227 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
5228 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
702e7a56 5229 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
ee2b0b38
PZ		 5230 uint32_t val;
5231
702e7a56 5232 val = I915_READ(PIPECONF(cpu_transcoder));
ee2b0b38
PZ		 5233
5234 val &= ~(PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_MASK);
5235 if (dither)
5236 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
5237
5238 val &= ~PIPECONF_INTERLACE_MASK_HSW;
5239 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE)
5240 val |= PIPECONF_INTERLACED_ILK;
5241 else
5242 val |= PIPECONF_PROGRESSIVE;
5243
702e7a56
PZ		 5244 I915_WRITE(PIPECONF(cpu_transcoder), val);
5245 POSTING_READ(PIPECONF(cpu_transcoder));
ee2b0b38
PZ		 5246}
5247
6591c6e4
PZ		 5248static bool ironlake_compute_clocks(struct drm_crtc *crtc,
5249 struct drm_display_mode *adjusted_mode,
5250 intel_clock_t *clock,
5251 bool *has_reduced_clock,
5252 intel_clock_t *reduced_clock)
5253{
5254 struct drm_device *dev = crtc->dev;
5255 struct drm_i915_private *dev_priv = dev->dev_private;
5256 struct intel_encoder *intel_encoder;
5257 int refclk;
d4906093 5258 const intel_limit_t *limit;
6591c6e4 5259 bool ret, is_sdvo = false, is_tv = false, is_lvds = false;
79e53945 5260
6591c6e4
PZ		 5261 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5262 switch (intel_encoder->type) {
79e53945
JB		 5263 case INTEL_OUTPUT_LVDS:
5264 is_lvds = true;
5265 break;
5266 case INTEL_OUTPUT_SDVO:
7d57382e 5267 case INTEL_OUTPUT_HDMI:
79e53945 5268 is_sdvo = true;
6591c6e4 5269 if (intel_encoder->needs_tv_clock)
e2f0ba97 5270 is_tv = true;
79e53945 5271 break;
79e53945
JB		 5272 case INTEL_OUTPUT_TVOUT:
5273 is_tv = true;
5274 break;
79e53945
JB		 5275 }
5276 }
5277
d9d444cb 5278 refclk = ironlake_get_refclk(crtc);
79e53945 5279
d4906093
ML		 5280 /*
5281 * Returns a set of divisors for the desired target clock with the given
5282 * refclk, or FALSE. The returned values represent the clock equation:
5283 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
5284 */
1b894b59 5285 limit = intel_limit(crtc, refclk);
6591c6e4
PZ		 5286 ret = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
5287 clock);
5288 if (!ret)
5289 return false;
cda4b7d3 5290
ddc9003c 5291 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 5292 /*
5293 * Ensure we match the reduced clock's P to the target clock.
5294 * If the clocks don't match, we can't switch the display clock
5295 * by using the FP0/FP1. In such case we will disable the LVDS
5296 * downclock feature.
5297 */
6591c6e4
PZ		 5298 *has_reduced_clock = limit->find_pll(limit, crtc,
5299 dev_priv->lvds_downclock,
5300 refclk,
5301 clock,
5302 reduced_clock);
652c393a 5303 }
61e9653f
DV		 5304
5305 if (is_sdvo && is_tv)
6591c6e4
PZ		 5306 i9xx_adjust_sdvo_tv_clock(adjusted_mode, clock);
5307
5308 return true;
5309}
5310
01a415fd
DV		 5311static void cpt_enable_fdi_bc_bifurcation(struct drm_device *dev)
5312{
5313 struct drm_i915_private *dev_priv = dev->dev_private;
5314 uint32_t temp;
5315
5316 temp = I915_READ(SOUTH_CHICKEN1);
5317 if (temp & FDI_BC_BIFURCATION_SELECT)
5318 return;
5319
5320 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
5321 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
5322
5323 temp |= FDI_BC_BIFURCATION_SELECT;
5324 DRM_DEBUG_KMS("enabling fdi C rx\n");
5325 I915_WRITE(SOUTH_CHICKEN1, temp);
5326 POSTING_READ(SOUTH_CHICKEN1);
5327}
5328
5329static bool ironlake_check_fdi_lanes(struct intel_crtc *intel_crtc)
5330{
5331 struct drm_device *dev = intel_crtc->base.dev;
5332 struct drm_i915_private *dev_priv = dev->dev_private;
5333 struct intel_crtc *pipe_B_crtc =
5334 to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_B]);
5335
5336 DRM_DEBUG_KMS("checking fdi config on pipe %i, lanes %i\n",
5337 intel_crtc->pipe, intel_crtc->fdi_lanes);
5338 if (intel_crtc->fdi_lanes > 4) {
5339 DRM_DEBUG_KMS("invalid fdi lane config on pipe %i: %i lanes\n",
5340 intel_crtc->pipe, intel_crtc->fdi_lanes);
5341 /* Clamp lanes to avoid programming the hw with bogus values. */
5342 intel_crtc->fdi_lanes = 4;
5343
5344 return false;
5345 }
5346
5347 if (dev_priv->num_pipe == 2)
5348 return true;
5349
5350 switch (intel_crtc->pipe) {
5351 case PIPE_A:
5352 return true;
5353 case PIPE_B:
5354 if (dev_priv->pipe_to_crtc_mapping[PIPE_C]->enabled &&
5355 intel_crtc->fdi_lanes > 2) {
5356 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %i: %i lanes\n",
5357 intel_crtc->pipe, intel_crtc->fdi_lanes);
5358 /* Clamp lanes to avoid programming the hw with bogus values. */
5359 intel_crtc->fdi_lanes = 2;
5360
5361 return false;
5362 }
5363
5364 if (intel_crtc->fdi_lanes > 2)
5365 WARN_ON(I915_READ(SOUTH_CHICKEN1) & FDI_BC_BIFURCATION_SELECT);
5366 else
5367 cpt_enable_fdi_bc_bifurcation(dev);
5368
5369 return true;
5370 case PIPE_C:
5371 if (!pipe_B_crtc->base.enabled || pipe_B_crtc->fdi_lanes <= 2) {
5372 if (intel_crtc->fdi_lanes > 2) {
5373 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %i: %i lanes\n",
5374 intel_crtc->pipe, intel_crtc->fdi_lanes);
5375 /* Clamp lanes to avoid programming the hw with bogus values. */
5376 intel_crtc->fdi_lanes = 2;
5377
5378 return false;
5379 }
5380 } else {
5381 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
5382 return false;
5383 }
5384
5385 cpt_enable_fdi_bc_bifurcation(dev);
5386
5387 return true;
5388 default:
5389 BUG();
5390 }
5391}
5392
d4b1931c
PZ		 5393int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
5394{
5395 /*
5396 * Account for spread spectrum to avoid
5397 * oversubscribing the link. Max center spread
5398 * is 2.5%; use 5% for safety's sake.
5399 */
5400 u32 bps = target_clock * bpp * 21 / 20;
5401 return bps / (link_bw * 8) + 1;
5402}
5403
f48d8f23
PZ		 5404static void ironlake_set_m_n(struct drm_crtc *crtc,
5405 struct drm_display_mode *mode,
5406 struct drm_display_mode *adjusted_mode)
79e53945
JB		 5407{
5408 struct drm_device *dev = crtc->dev;
5409 struct drm_i915_private *dev_priv = dev->dev_private;
5410 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
afe2fcf5 5411 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
f48d8f23 5412 struct intel_encoder *intel_encoder, *edp_encoder = NULL;
e69d0bc1 5413 struct intel_link_m_n m_n = {0};
f48d8f23
PZ		 5414 int target_clock, pixel_multiplier, lane, link_bw;
5415 bool is_dp = false, is_cpu_edp = false;
79e53945 5416
f48d8f23
PZ		 5417 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5418 switch (intel_encoder->type) {
a4fc5ed6
KP		 5419 case INTEL_OUTPUT_DISPLAYPORT:
5420 is_dp = true;
5421 break;
32f9d658 5422 case INTEL_OUTPUT_EDP:
e3aef172 5423 is_dp = true;
f48d8f23 5424 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
e3aef172 5425 is_cpu_edp = true;
f48d8f23 5426 edp_encoder = intel_encoder;
32f9d658 5427 break;
79e53945 5428 }
79e53945 5429 }
61e9653f 5430
2c07245f 5431 /* FDI link */
8febb297
EA		 5432 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5433 lane = 0;
5434 /* CPU eDP doesn't require FDI link, so just set DP M/N
5435 according to current link config */
e3aef172 5436 if (is_cpu_edp) {
e3aef172 5437 intel_edp_link_config(edp_encoder, &lane, &link_bw);
8febb297 5438 } else {
8febb297
EA		 5439 /* FDI is a binary signal running at ~2.7GHz, encoding
5440 * each output octet as 10 bits. The actual frequency
5441 * is stored as a divider into a 100MHz clock, and the
5442 * mode pixel clock is stored in units of 1KHz.
5443 * Hence the bw of each lane in terms of the mode signal
5444 * is:
5445 */
5446 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5447 }
58a27471 5448
94bf2ced
DV		 5449 /* [e]DP over FDI requires target mode clock instead of link clock. */
5450 if (edp_encoder)
5451 target_clock = intel_edp_target_clock(edp_encoder, mode);
5452 else if (is_dp)
5453 target_clock = mode->clock;
5454 else
5455 target_clock = adjusted_mode->clock;
5456
d4b1931c
PZ		 5457 if (!lane)
5458 lane = ironlake_get_lanes_required(target_clock, link_bw,
5459 intel_crtc->bpp);
2c07245f 5460
8febb297
EA		 5461 intel_crtc->fdi_lanes = lane;
5462
5463 if (pixel_multiplier > 1)
5464 link_bw *= pixel_multiplier;
e69d0bc1 5465 intel_link_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw, &m_n);
8febb297 5466
afe2fcf5
PZ		 5467 I915_WRITE(PIPE_DATA_M1(cpu_transcoder), TU_SIZE(m_n.tu) | m_n.gmch_m);
5468 I915_WRITE(PIPE_DATA_N1(cpu_transcoder), m_n.gmch_n);
5469 I915_WRITE(PIPE_LINK_M1(cpu_transcoder), m_n.link_m);
5470 I915_WRITE(PIPE_LINK_N1(cpu_transcoder), m_n.link_n);
f48d8f23
PZ		 5471}
5472
de13a2e3
PZ		 5473static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
5474 struct drm_display_mode *adjusted_mode,
5475 intel_clock_t *clock, u32 fp)
79e53945 5476{
de13a2e3 5477 struct drm_crtc *crtc = &intel_crtc->base;
79e53945
JB		 5478 struct drm_device *dev = crtc->dev;
5479 struct drm_i915_private *dev_priv = dev->dev_private;
de13a2e3
PZ		 5480 struct intel_encoder *intel_encoder;
5481 uint32_t dpll;
5482 int factor, pixel_multiplier, num_connectors = 0;
5483 bool is_lvds = false, is_sdvo = false, is_tv = false;
5484 bool is_dp = false, is_cpu_edp = false;
79e53945 5485
de13a2e3
PZ		 5486 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5487 switch (intel_encoder->type) {
79e53945
JB		 5488 case INTEL_OUTPUT_LVDS:
5489 is_lvds = true;
5490 break;
5491 case INTEL_OUTPUT_SDVO:
7d57382e 5492 case INTEL_OUTPUT_HDMI:
79e53945 5493 is_sdvo = true;
de13a2e3 5494 if (intel_encoder->needs_tv_clock)
e2f0ba97 5495 is_tv = true;
79e53945 5496 break;
79e53945
JB		 5497 case INTEL_OUTPUT_TVOUT:
5498 is_tv = true;
5499 break;
a4fc5ed6
KP		 5500 case INTEL_OUTPUT_DISPLAYPORT:
5501 is_dp = true;
5502 break;
32f9d658 5503 case INTEL_OUTPUT_EDP:
e3aef172 5504 is_dp = true;
de13a2e3 5505 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
e3aef172 5506 is_cpu_edp = true;
32f9d658 5507 break;
79e53945 5508 }
43565a06 5509
c751ce4f 5510 num_connectors++;
79e53945 5511 }
79e53945 5512
c1858123 5513 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 5514 factor = 21;
5515 if (is_lvds) {
5516 if ((intel_panel_use_ssc(dev_priv) &&
5517 dev_priv->lvds_ssc_freq == 100) ||
1974cad0 5518 intel_is_dual_link_lvds(dev))
8febb297
EA		 5519 factor = 25;
5520 } else if (is_sdvo && is_tv)
5521 factor = 20;
c1858123 5522
de13a2e3 5523 if (clock->m < factor * clock->n)
8febb297 5524 fp |= FP_CB_TUNE;
2c07245f 5525
5eddb70b 5526 dpll = 0;
2c07245f 5527
a07d6787
EA		 5528 if (is_lvds)
5529 dpll |= DPLLB_MODE_LVDS;
5530 else
5531 dpll |= DPLLB_MODE_DAC_SERIAL;
5532 if (is_sdvo) {
de13a2e3 5533 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
a07d6787
EA		 5534 if (pixel_multiplier > 1) {
5535 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 5536 }
a07d6787
EA		 5537 dpll |= DPLL_DVO_HIGH_SPEED;
5538 }
e3aef172 5539 if (is_dp && !is_cpu_edp)
a07d6787 5540 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 5541
a07d6787 5542 /* compute bitmask from p1 value */
de13a2e3 5543 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
a07d6787 5544 /* also FPA1 */
de13a2e3 5545 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
a07d6787 5546
de13a2e3 5547 switch (clock->p2) {
a07d6787
EA		 5548 case 5:
5549 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5550 break;
5551 case 7:
5552 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5553 break;
5554 case 10:
5555 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5556 break;
5557 case 14:
5558 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5559 break;
79e53945
JB		 5560 }
5561
43565a06
KH		 5562 if (is_sdvo && is_tv)
5563 dpll |= PLL_REF_INPUT_TVCLKINBC;
5564 else if (is_tv)
79e53945 5565 /* XXX: just matching BIOS for now */
43565a06 5566 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 5567 dpll |= 3;
a7615030 5568 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 5569 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 5570 else
5571 dpll |= PLL_REF_INPUT_DREFCLK;
5572
de13a2e3
PZ		 5573 return dpll;
5574}
5575
5576static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
5577 struct drm_display_mode *mode,
5578 struct drm_display_mode *adjusted_mode,
5579 int x, int y,
5580 struct drm_framebuffer *fb)
5581{
5582 struct drm_device *dev = crtc->dev;
5583 struct drm_i915_private *dev_priv = dev->dev_private;
5584 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5585 int pipe = intel_crtc->pipe;
5586 int plane = intel_crtc->plane;
5587 int num_connectors = 0;
5588 intel_clock_t clock, reduced_clock;
5589 u32 dpll, fp = 0, fp2 = 0;
e2f12b07
PZ		 5590 bool ok, has_reduced_clock = false;
5591 bool is_lvds = false, is_dp = false, is_cpu_edp = false;
de13a2e3 5592 struct intel_encoder *encoder;
de13a2e3 5593 int ret;
01a415fd 5594 bool dither, fdi_config_ok;
de13a2e3
PZ		 5595
5596 for_each_encoder_on_crtc(dev, crtc, encoder) {
5597 switch (encoder->type) {
5598 case INTEL_OUTPUT_LVDS:
5599 is_lvds = true;
5600 break;
de13a2e3
PZ		 5601 case INTEL_OUTPUT_DISPLAYPORT:
5602 is_dp = true;
5603 break;
5604 case INTEL_OUTPUT_EDP:
5605 is_dp = true;
e2f12b07 5606 if (!intel_encoder_is_pch_edp(&encoder->base))
de13a2e3
PZ		 5607 is_cpu_edp = true;
5608 break;
5609 }
5610
5611 num_connectors++;
a07d6787 5612 }
79e53945 5613
5dc5298b
PZ		 5614 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
5615 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
a07d6787 5616
de13a2e3
PZ		 5617 ok = ironlake_compute_clocks(crtc, adjusted_mode, &clock,
5618 &has_reduced_clock, &reduced_clock);
5619 if (!ok) {
5620 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5621 return -EINVAL;
79e53945
JB		 5622 }
5623
de13a2e3
PZ		 5624 /* Ensure that the cursor is valid for the new mode before changing... */
5625 intel_crtc_update_cursor(crtc, true);
5626
5627 /* determine panel color depth */
c8241969
JN		 5628 dither = intel_choose_pipe_bpp_dither(crtc, fb, &intel_crtc->bpp,
5629 adjusted_mode);
de13a2e3
PZ		 5630 if (is_lvds && dev_priv->lvds_dither)
5631 dither = true;
5632
5633 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
5634 if (has_reduced_clock)
5635 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
5636 reduced_clock.m2;
5637
5638 dpll = ironlake_compute_dpll(intel_crtc, adjusted_mode, &clock, fp);
79e53945 5639
f7cb34d4 5640 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
79e53945
JB		 5641 drm_mode_debug_printmodeline(mode);
5642
5dc5298b
PZ		 5643 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
5644 if (!is_cpu_edp) {
ee7b9f93 5645 struct intel_pch_pll *pll;
4b645f14 5646
ee7b9f93
JB		 5647 pll = intel_get_pch_pll(intel_crtc, dpll, fp);
5648 if (pll == NULL) {
5649 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
5650 pipe);
4b645f14
JB		 5651 return -EINVAL;
5652 }
ee7b9f93
JB		 5653 } else
5654 intel_put_pch_pll(intel_crtc);
79e53945 5655
2f0c2ad1 5656 if (is_dp && !is_cpu_edp)
a4fc5ed6 5657 intel_dp_set_m_n(crtc, mode, adjusted_mode);
79e53945 5658
dafd226c
DV		 5659 for_each_encoder_on_crtc(dev, crtc, encoder)
5660 if (encoder->pre_pll_enable)
5661 encoder->pre_pll_enable(encoder);
79e53945 5662
ee7b9f93
JB		 5663 if (intel_crtc->pch_pll) {
5664 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
5eddb70b 5665
32f9d658 5666 /* Wait for the clocks to stabilize. */
ee7b9f93 5667 POSTING_READ(intel_crtc->pch_pll->pll_reg);
32f9d658
ZW		 5668 udelay(150);
5669
8febb297
EA		 5670 /* The pixel multiplier can only be updated once the
5671 * DPLL is enabled and the clocks are stable.
5672 *
5673 * So write it again.
5674 */
ee7b9f93 5675 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
79e53945 5676 }
79e53945 5677
5eddb70b 5678 intel_crtc->lowfreq_avail = false;
ee7b9f93 5679 if (intel_crtc->pch_pll) {
4b645f14 5680 if (is_lvds && has_reduced_clock && i915_powersave) {
ee7b9f93 5681 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
4b645f14 5682 intel_crtc->lowfreq_avail = true;
4b645f14 5683 } else {
ee7b9f93 5684 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
652c393a
JB		 5685 }
5686 }
5687
b0e77b9c 5688 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5eddb70b 5689
01a415fd
DV		 5690 /* Note, this also computes intel_crtc->fdi_lanes which is used below in
5691 * ironlake_check_fdi_lanes. */
f48d8f23 5692 ironlake_set_m_n(crtc, mode, adjusted_mode);
2c07245f 5693
01a415fd 5694 fdi_config_ok = ironlake_check_fdi_lanes(intel_crtc);
2c07245f 5695
c8203565 5696 ironlake_set_pipeconf(crtc, adjusted_mode, dither);
79e53945 5697
9d0498a2 5698 intel_wait_for_vblank(dev, pipe);
79e53945 5699
a1f9e77e
PZ		 5700 /* Set up the display plane register */
5701 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE);
b24e7179 5702 POSTING_READ(DSPCNTR(plane));
79e53945 5703
94352cf9 5704 ret = intel_pipe_set_base(crtc, x, y, fb);
7662c8bd
SL		 5705
5706 intel_update_watermarks(dev);
5707
1f8eeabf
ED		 5708 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5709
01a415fd 5710 return fdi_config_ok ? ret : -EINVAL;
79e53945
JB		 5711}
5712
d6dd9eb1
DV		 5713static void haswell_modeset_global_resources(struct drm_device *dev)
5714{
5715 struct drm_i915_private *dev_priv = dev->dev_private;
5716 bool enable = false;
5717 struct intel_crtc *crtc;
5718 struct intel_encoder *encoder;
5719
5720 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
5721 if (crtc->pipe != PIPE_A && crtc->base.enabled)
5722 enable = true;
5723 /* XXX: Should check for edp transcoder here, but thanks to init
5724 * sequence that's not yet available. Just in case desktop eDP
5725 * on PORT D is possible on haswell, too. */
5726 }
5727
5728 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
5729 base.head) {
5730 if (encoder->type != INTEL_OUTPUT_EDP &&
5731 encoder->connectors_active)
5732 enable = true;
5733 }
5734
5735 /* Even the eDP panel fitter is outside the always-on well. */
5736 if (dev_priv->pch_pf_size)
5737 enable = true;
5738
5739 intel_set_power_well(dev, enable);
5740}
5741
09b4ddf9
PZ		 5742static int haswell_crtc_mode_set(struct drm_crtc *crtc,
5743 struct drm_display_mode *mode,
5744 struct drm_display_mode *adjusted_mode,
5745 int x, int y,
5746 struct drm_framebuffer *fb)
5747{
5748 struct drm_device *dev = crtc->dev;
5749 struct drm_i915_private *dev_priv = dev->dev_private;
5750 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5751 int pipe = intel_crtc->pipe;
5752 int plane = intel_crtc->plane;
5753 int num_connectors = 0;
ed7ef439 5754 bool is_dp = false, is_cpu_edp = false;
09b4ddf9 5755 struct intel_encoder *encoder;
09b4ddf9
PZ		 5756 int ret;
5757 bool dither;
5758
5759 for_each_encoder_on_crtc(dev, crtc, encoder) {
5760 switch (encoder->type) {
09b4ddf9
PZ		 5761 case INTEL_OUTPUT_DISPLAYPORT:
5762 is_dp = true;
5763 break;
5764 case INTEL_OUTPUT_EDP:
5765 is_dp = true;
5766 if (!intel_encoder_is_pch_edp(&encoder->base))
5767 is_cpu_edp = true;
5768 break;
5769 }
5770
5771 num_connectors++;
5772 }
5773
bba2181c
DV		 5774 if (is_cpu_edp)
5775 intel_crtc->cpu_transcoder = TRANSCODER_EDP;
5776 else
5777 intel_crtc->cpu_transcoder = pipe;
5778
5dc5298b
PZ		 5779 /* We are not sure yet this won't happen. */
5780 WARN(!HAS_PCH_LPT(dev), "Unexpected PCH type %d\n",
5781 INTEL_PCH_TYPE(dev));
5782
5783 WARN(num_connectors != 1, "%d connectors attached to pipe %c\n",
5784 num_connectors, pipe_name(pipe));
5785
702e7a56 5786 WARN_ON(I915_READ(PIPECONF(intel_crtc->cpu_transcoder)) &
1ce42920
PZ		 5787 (PIPECONF_ENABLE | I965_PIPECONF_ACTIVE));
5788
5789 WARN_ON(I915_READ(DSPCNTR(plane)) & DISPLAY_PLANE_ENABLE);
5790
6441ab5f
PZ		 5791 if (!intel_ddi_pll_mode_set(crtc, adjusted_mode->clock))
5792 return -EINVAL;
5793
09b4ddf9
PZ		 5794 /* Ensure that the cursor is valid for the new mode before changing... */
5795 intel_crtc_update_cursor(crtc, true);
5796
5797 /* determine panel color depth */
c8241969
JN		 5798 dither = intel_choose_pipe_bpp_dither(crtc, fb, &intel_crtc->bpp,
5799 adjusted_mode);
09b4ddf9 5800
09b4ddf9
PZ		 5801 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
5802 drm_mode_debug_printmodeline(mode);
5803
ed7ef439 5804 if (is_dp && !is_cpu_edp)
09b4ddf9 5805 intel_dp_set_m_n(crtc, mode, adjusted_mode);
09b4ddf9
PZ		 5806
5807 intel_crtc->lowfreq_avail = false;
09b4ddf9
PZ		 5808
5809 intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
5810
1eb8dfec
PZ		 5811 if (!is_dp || is_cpu_edp)
5812 ironlake_set_m_n(crtc, mode, adjusted_mode);
09b4ddf9 5813
ee2b0b38 5814 haswell_set_pipeconf(crtc, adjusted_mode, dither);
09b4ddf9 5815
86d3efce
VS		 5816 intel_set_pipe_csc(crtc, adjusted_mode);
5817
09b4ddf9 5818 /* Set up the display plane register */
86d3efce 5819 I915_WRITE(DSPCNTR(plane), DISPPLANE_GAMMA_ENABLE | DISPPLANE_PIPE_CSC_ENABLE);
09b4ddf9
PZ		 5820 POSTING_READ(DSPCNTR(plane));
5821
5822 ret = intel_pipe_set_base(crtc, x, y, fb);
5823
5824 intel_update_watermarks(dev);
5825
5826 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
5827
1f803ee5 5828 return ret;
79e53945
JB		 5829}
5830
f564048e
EA		 5831static int intel_crtc_mode_set(struct drm_crtc *crtc,
5832 struct drm_display_mode *mode,
5833 struct drm_display_mode *adjusted_mode,
5834 int x, int y,
94352cf9 5835 struct drm_framebuffer *fb)
f564048e
EA		 5836{
5837 struct drm_device *dev = crtc->dev;
5838 struct drm_i915_private *dev_priv = dev->dev_private;
9256aa19
DV		 5839 struct drm_encoder_helper_funcs *encoder_funcs;
5840 struct intel_encoder *encoder;
0b701d27
EA		 5841 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5842 int pipe = intel_crtc->pipe;
f564048e
EA		 5843 int ret;
5844
0b701d27 5845 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 5846
f564048e 5847 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
94352cf9 5848 x, y, fb);
79e53945 5849 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 5850
9256aa19
DV		 5851 if (ret != 0)
5852 return ret;
5853
5854 for_each_encoder_on_crtc(dev, crtc, encoder) {
5855 DRM_DEBUG_KMS("[ENCODER:%d:%s] set [MODE:%d:%s]\n",
5856 encoder->base.base.id,
5857 drm_get_encoder_name(&encoder->base),
5858 mode->base.id, mode->name);
5859 encoder_funcs = encoder->base.helper_private;
5860 encoder_funcs->mode_set(&encoder->base, mode, adjusted_mode);
5861 }
5862
5863 return 0;
79e53945
JB		 5864}
5865
3a9627f4
WF		 5866static bool intel_eld_uptodate(struct drm_connector *connector,
5867 int reg_eldv, uint32_t bits_eldv,
5868 int reg_elda, uint32_t bits_elda,
5869 int reg_edid)
5870{
5871 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5872 uint8_t *eld = connector->eld;
5873 uint32_t i;
5874
5875 i = I915_READ(reg_eldv);
5876 i &= bits_eldv;
5877
5878 if (!eld[0])
5879 return !i;
5880
5881 if (!i)
5882 return false;
5883
5884 i = I915_READ(reg_elda);
5885 i &= ~bits_elda;
5886 I915_WRITE(reg_elda, i);
5887
5888 for (i = 0; i < eld[2]; i++)
5889 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
5890 return false;
5891
5892 return true;
5893}
5894
e0dac65e
WF		 5895static void g4x_write_eld(struct drm_connector *connector,
5896 struct drm_crtc *crtc)
5897{
5898 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5899 uint8_t *eld = connector->eld;
5900 uint32_t eldv;
5901 uint32_t len;
5902 uint32_t i;
5903
5904 i = I915_READ(G4X_AUD_VID_DID);
5905
5906 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5907 eldv = G4X_ELDV_DEVCL_DEVBLC;
5908 else
5909 eldv = G4X_ELDV_DEVCTG;
5910
3a9627f4
WF		 5911 if (intel_eld_uptodate(connector,
5912 G4X_AUD_CNTL_ST, eldv,
5913 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
5914 G4X_HDMIW_HDMIEDID))
5915 return;
5916
e0dac65e
WF		 5917 i = I915_READ(G4X_AUD_CNTL_ST);
5918 i &= ~(eldv | G4X_ELD_ADDR);
5919 len = (i >> 9) & 0x1f; /* ELD buffer size */
5920 I915_WRITE(G4X_AUD_CNTL_ST, i);
5921
5922 if (!eld[0])
5923 return;
5924
5925 len = min_t(uint8_t, eld[2], len);
5926 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5927 for (i = 0; i < len; i++)
5928 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5929
5930 i = I915_READ(G4X_AUD_CNTL_ST);
5931 i |= eldv;
5932 I915_WRITE(G4X_AUD_CNTL_ST, i);
5933}
5934
83358c85
WX		 5935static void haswell_write_eld(struct drm_connector *connector,
5936 struct drm_crtc *crtc)
5937{
5938 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5939 uint8_t *eld = connector->eld;
5940 struct drm_device *dev = crtc->dev;
7b9f35a6 5941 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
83358c85
WX		 5942 uint32_t eldv;
5943 uint32_t i;
5944 int len;
5945 int pipe = to_intel_crtc(crtc)->pipe;
5946 int tmp;
5947
5948 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
5949 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
5950 int aud_config = HSW_AUD_CFG(pipe);
5951 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
5952
5953
5954 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5955
5956 /* Audio output enable */
5957 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5958 tmp = I915_READ(aud_cntrl_st2);
5959 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
5960 I915_WRITE(aud_cntrl_st2, tmp);
5961
5962 /* Wait for 1 vertical blank */
5963 intel_wait_for_vblank(dev, pipe);
5964
5965 /* Set ELD valid state */
5966 tmp = I915_READ(aud_cntrl_st2);
5967 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
5968 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
5969 I915_WRITE(aud_cntrl_st2, tmp);
5970 tmp = I915_READ(aud_cntrl_st2);
5971 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
5972
5973 /* Enable HDMI mode */
5974 tmp = I915_READ(aud_config);
5975 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
5976 /* clear N_programing_enable and N_value_index */
5977 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
5978 I915_WRITE(aud_config, tmp);
5979
5980 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
5981
5982 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
7b9f35a6 5983 intel_crtc->eld_vld = true;
83358c85
WX		 5984
5985 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5986 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5987 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5988 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5989 } else
5990 I915_WRITE(aud_config, 0);
5991
5992 if (intel_eld_uptodate(connector,
5993 aud_cntrl_st2, eldv,
5994 aud_cntl_st, IBX_ELD_ADDRESS,
5995 hdmiw_hdmiedid))
5996 return;
5997
5998 i = I915_READ(aud_cntrl_st2);
5999 i &= ~eldv;
6000 I915_WRITE(aud_cntrl_st2, i);
6001
6002 if (!eld[0])
6003 return;
6004
6005 i = I915_READ(aud_cntl_st);
6006 i &= ~IBX_ELD_ADDRESS;
6007 I915_WRITE(aud_cntl_st, i);
6008 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
6009 DRM_DEBUG_DRIVER("port num:%d\n", i);
6010
6011 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
6012 DRM_DEBUG_DRIVER("ELD size %d\n", len);
6013 for (i = 0; i < len; i++)
6014 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
6015
6016 i = I915_READ(aud_cntrl_st2);
6017 i |= eldv;
6018 I915_WRITE(aud_cntrl_st2, i);
6019
6020}
6021
e0dac65e
WF		 6022static void ironlake_write_eld(struct drm_connector *connector,
6023 struct drm_crtc *crtc)
6024{
6025 struct drm_i915_private *dev_priv = connector->dev->dev_private;
6026 uint8_t *eld = connector->eld;
6027 uint32_t eldv;
6028 uint32_t i;
6029 int len;
6030 int hdmiw_hdmiedid;
b6daa025 6031 int aud_config;
e0dac65e
WF		 6032 int aud_cntl_st;
6033 int aud_cntrl_st2;
9b138a83 6034 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 6035
b3f33cbf 6036 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 6037 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
6038 aud_config = IBX_AUD_CFG(pipe);
6039 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 6040 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 6041 } else {
9b138a83
WX		 6042 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
6043 aud_config = CPT_AUD_CFG(pipe);
6044 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 6045 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 6046 }
6047
9b138a83 6048 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 6049
6050 i = I915_READ(aud_cntl_st);
9b138a83 6051 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 6052 if (!i) {
6053 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
6054 /* operate blindly on all ports */
1202b4c6
WF		 6055 eldv = IBX_ELD_VALIDB;
6056 eldv |= IBX_ELD_VALIDB << 4;
6057 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e
WF		 6058 } else {
6059 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
1202b4c6 6060 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 6061 }
6062
3a9627f4
WF		 6063 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
6064 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
6065 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 6066 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
6067 } else
6068 I915_WRITE(aud_config, 0);
e0dac65e 6069
3a9627f4
WF		 6070 if (intel_eld_uptodate(connector,
6071 aud_cntrl_st2, eldv,
6072 aud_cntl_st, IBX_ELD_ADDRESS,
6073 hdmiw_hdmiedid))
6074 return;
6075
e0dac65e
WF		 6076 i = I915_READ(aud_cntrl_st2);
6077 i &= ~eldv;
6078 I915_WRITE(aud_cntrl_st2, i);
6079
6080 if (!eld[0])
6081 return;
6082
e0dac65e 6083 i = I915_READ(aud_cntl_st);
1202b4c6 6084 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 6085 I915_WRITE(aud_cntl_st, i);
6086
6087 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
6088 DRM_DEBUG_DRIVER("ELD size %d\n", len);
6089 for (i = 0; i < len; i++)
6090 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
6091
6092 i = I915_READ(aud_cntrl_st2);
6093 i |= eldv;
6094 I915_WRITE(aud_cntrl_st2, i);
6095}
6096
6097void intel_write_eld(struct drm_encoder *encoder,
6098 struct drm_display_mode *mode)
6099{
6100 struct drm_crtc *crtc = encoder->crtc;
6101 struct drm_connector *connector;
6102 struct drm_device *dev = encoder->dev;
6103 struct drm_i915_private *dev_priv = dev->dev_private;
6104
6105 connector = drm_select_eld(encoder, mode);
6106 if (!connector)
6107 return;
6108
6109 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6110 connector->base.id,
6111 drm_get_connector_name(connector),
6112 connector->encoder->base.id,
6113 drm_get_encoder_name(connector->encoder));
6114
6115 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
6116
6117 if (dev_priv->display.write_eld)
6118 dev_priv->display.write_eld(connector, crtc);
6119}
6120
79e53945
JB		 6121/** Loads the palette/gamma unit for the CRTC with the prepared values */
6122void intel_crtc_load_lut(struct drm_crtc *crtc)
6123{
6124 struct drm_device *dev = crtc->dev;
6125 struct drm_i915_private *dev_priv = dev->dev_private;
6126 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 6127 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 6128 int i;
6129
6130 /* The clocks have to be on to load the palette. */
aed3f09d 6131 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 6132 return;
6133
f2b115e6 6134 /* use legacy palette for Ironlake */
bad720ff 6135 if (HAS_PCH_SPLIT(dev))
9db4a9c7 6136 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 6137
79e53945
JB		 6138 for (i = 0; i < 256; i++) {
6139 I915_WRITE(palreg + 4 * i,
6140 (intel_crtc->lut_r[i] << 16) |
6141 (intel_crtc->lut_g[i] << 8) |
6142 intel_crtc->lut_b[i]);
6143 }
6144}
6145
560b85bb
CW		 6146static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
6147{
6148 struct drm_device *dev = crtc->dev;
6149 struct drm_i915_private *dev_priv = dev->dev_private;
6150 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6151 bool visible = base != 0;
6152 u32 cntl;
6153
6154 if (intel_crtc->cursor_visible == visible)
6155 return;
6156
9db4a9c7 6157 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 6158 if (visible) {
6159 /* On these chipsets we can only modify the base whilst
6160 * the cursor is disabled.
6161 */
9db4a9c7 6162 I915_WRITE(_CURABASE, base);
560b85bb
CW		 6163
6164 cntl &= ~(CURSOR_FORMAT_MASK);
6165 /* XXX width must be 64, stride 256 => 0x00 << 28 */
6166 cntl |= CURSOR_ENABLE |
6167 CURSOR_GAMMA_ENABLE |
6168 CURSOR_FORMAT_ARGB;
6169 } else
6170 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 6171 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 6172
6173 intel_crtc->cursor_visible = visible;
6174}
6175
6176static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
6177{
6178 struct drm_device *dev = crtc->dev;
6179 struct drm_i915_private *dev_priv = dev->dev_private;
6180 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6181 int pipe = intel_crtc->pipe;
6182 bool visible = base != 0;
6183
6184 if (intel_crtc->cursor_visible != visible) {
548f245b 6185 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 6186 if (base) {
6187 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
6188 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6189 cntl |= pipe << 28; /* Connect to correct pipe */
6190 } else {
6191 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6192 cntl |= CURSOR_MODE_DISABLE;
6193 }
9db4a9c7 6194 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 6195
6196 intel_crtc->cursor_visible = visible;
6197 }
6198 /* and commit changes on next vblank */
9db4a9c7 6199 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 6200}
6201
65a21cd6
JB		 6202static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
6203{
6204 struct drm_device *dev = crtc->dev;
6205 struct drm_i915_private *dev_priv = dev->dev_private;
6206 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6207 int pipe = intel_crtc->pipe;
6208 bool visible = base != 0;
6209
6210 if (intel_crtc->cursor_visible != visible) {
6211 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
6212 if (base) {
6213 cntl &= ~CURSOR_MODE;
6214 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6215 } else {
6216 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6217 cntl |= CURSOR_MODE_DISABLE;
6218 }
86d3efce
VS		 6219 if (IS_HASWELL(dev))
6220 cntl |= CURSOR_PIPE_CSC_ENABLE;
65a21cd6
JB		 6221 I915_WRITE(CURCNTR_IVB(pipe), cntl);
6222
6223 intel_crtc->cursor_visible = visible;
6224 }
6225 /* and commit changes on next vblank */
6226 I915_WRITE(CURBASE_IVB(pipe), base);
6227}
6228
cda4b7d3 6229/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 6230static void intel_crtc_update_cursor(struct drm_crtc *crtc,
6231 bool on)
cda4b7d3
CW		 6232{
6233 struct drm_device *dev = crtc->dev;
6234 struct drm_i915_private *dev_priv = dev->dev_private;
6235 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6236 int pipe = intel_crtc->pipe;
6237 int x = intel_crtc->cursor_x;
6238 int y = intel_crtc->cursor_y;
560b85bb 6239 u32 base, pos;
cda4b7d3
CW		 6240 bool visible;
6241
6242 pos = 0;
6243
6b383a7f 6244 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 6245 base = intel_crtc->cursor_addr;
6246 if (x > (int) crtc->fb->width)
6247 base = 0;
6248
6249 if (y > (int) crtc->fb->height)
6250 base = 0;
6251 } else
6252 base = 0;
6253
6254 if (x < 0) {
6255 if (x + intel_crtc->cursor_width < 0)
6256 base = 0;
6257
6258 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
6259 x = -x;
6260 }
6261 pos |= x << CURSOR_X_SHIFT;
6262
6263 if (y < 0) {
6264 if (y + intel_crtc->cursor_height < 0)
6265 base = 0;
6266
6267 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
6268 y = -y;
6269 }
6270 pos |= y << CURSOR_Y_SHIFT;
6271
6272 visible = base != 0;
560b85bb 6273 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 6274 return;
6275
0cd83aa9 6276 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 6277 I915_WRITE(CURPOS_IVB(pipe), pos);
6278 ivb_update_cursor(crtc, base);
6279 } else {
6280 I915_WRITE(CURPOS(pipe), pos);
6281 if (IS_845G(dev) || IS_I865G(dev))
6282 i845_update_cursor(crtc, base);
6283 else
6284 i9xx_update_cursor(crtc, base);
6285 }
cda4b7d3
CW		 6286}
6287
79e53945 6288static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 6289 struct drm_file *file,
79e53945
JB		 6290 uint32_t handle,
6291 uint32_t width, uint32_t height)
6292{
6293 struct drm_device *dev = crtc->dev;
6294 struct drm_i915_private *dev_priv = dev->dev_private;
6295 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 6296 struct drm_i915_gem_object *obj;
cda4b7d3 6297 uint32_t addr;
3f8bc370 6298 int ret;
79e53945 6299
79e53945
JB		 6300 /* if we want to turn off the cursor ignore width and height */
6301 if (!handle) {
28c97730 6302 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 6303 addr = 0;
05394f39 6304 obj = NULL;
5004417d 6305 mutex_lock(&dev->struct_mutex);
3f8bc370 6306 goto finish;
79e53945
JB		 6307 }
6308
6309 /* Currently we only support 64x64 cursors */
6310 if (width != 64 || height != 64) {
6311 DRM_ERROR("we currently only support 64x64 cursors\n");
6312 return -EINVAL;
6313 }
6314
05394f39 6315 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 6316 if (&obj->base == NULL)
79e53945
JB		 6317 return -ENOENT;
6318
05394f39 6319 if (obj->base.size < width * height * 4) {
79e53945 6320 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 6321 ret = -ENOMEM;
6322 goto fail;
79e53945
JB		 6323 }
6324
71acb5eb 6325 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 6326 mutex_lock(&dev->struct_mutex);
b295d1b6 6327 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 6328 if (obj->tiling_mode) {
6329 DRM_ERROR("cursor cannot be tiled\n");
6330 ret = -EINVAL;
6331 goto fail_locked;
6332 }
6333
2da3b9b9 6334 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 6335 if (ret) {
6336 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 6337 goto fail_locked;
e7b526bb
CW		 6338 }
6339
d9e86c0e
CW		 6340 ret = i915_gem_object_put_fence(obj);
6341 if (ret) {
2da3b9b9 6342 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 6343 goto fail_unpin;
6344 }
6345
05394f39 6346 addr = obj->gtt_offset;
71acb5eb 6347 } else {
6eeefaf3 6348 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 6349 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 6350 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
6351 align);
71acb5eb
DA		 6352 if (ret) {
6353 DRM_ERROR("failed to attach phys object\n");
7f9872e0 6354 goto fail_locked;
71acb5eb 6355 }
05394f39 6356 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 6357 }
6358
a6c45cf0 6359 if (IS_GEN2(dev))
14b60391
JB		 6360 I915_WRITE(CURSIZE, (height << 12) | width);
6361
3f8bc370 6362 finish:
3f8bc370 6363 if (intel_crtc->cursor_bo) {
b295d1b6 6364 if (dev_priv->info->cursor_needs_physical) {
05394f39 6365 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 6366 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
6367 } else
6368 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 6369 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 6370 }
80824003 6371
7f9872e0 6372 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 6373
6374 intel_crtc->cursor_addr = addr;
05394f39 6375 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 6376 intel_crtc->cursor_width = width;
6377 intel_crtc->cursor_height = height;
6378
6b383a7f 6379 intel_crtc_update_cursor(crtc, true);
3f8bc370 6380
79e53945 6381 return 0;
e7b526bb 6382fail_unpin:
05394f39 6383 i915_gem_object_unpin(obj);
7f9872e0 6384fail_locked:
34b8686e 6385 mutex_unlock(&dev->struct_mutex);
bc9025bd 6386fail:
05394f39 6387 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 6388 return ret;
79e53945
JB		 6389}
6390
6391static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
6392{
79e53945 6393 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6394
cda4b7d3
CW		 6395 intel_crtc->cursor_x = x;
6396 intel_crtc->cursor_y = y;
652c393a 6397
6b383a7f 6398 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 6399
6400 return 0;
6401}
6402
6403/** Sets the color ramps on behalf of RandR */
6404void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
6405 u16 blue, int regno)
6406{
6407 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6408
6409 intel_crtc->lut_r[regno] = red >> 8;
6410 intel_crtc->lut_g[regno] = green >> 8;
6411 intel_crtc->lut_b[regno] = blue >> 8;
6412}
6413
b8c00ac5
DA		 6414void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
6415 u16 *blue, int regno)
6416{
6417 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6418
6419 *red = intel_crtc->lut_r[regno] << 8;
6420 *green = intel_crtc->lut_g[regno] << 8;
6421 *blue = intel_crtc->lut_b[regno] << 8;
6422}
6423
79e53945 6424static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 6425 u16 *blue, uint32_t start, uint32_t size)
79e53945 6426{
7203425a 6427 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 6428 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 6429
7203425a 6430 for (i = start; i < end; i++) {
79e53945
JB		 6431 intel_crtc->lut_r[i] = red[i] >> 8;
6432 intel_crtc->lut_g[i] = green[i] >> 8;
6433 intel_crtc->lut_b[i] = blue[i] >> 8;
6434 }
6435
6436 intel_crtc_load_lut(crtc);
6437}
6438
6439/**
6440 * Get a pipe with a simple mode set on it for doing load-based monitor
6441 * detection.
6442 *
6443 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 6444 * its requirements. The pipe will be connected to no other encoders.
79e53945 6445 *
c751ce4f 6446 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 6447 * configured for it. In the future, it could choose to temporarily disable
6448 * some outputs to free up a pipe for its use.
6449 *
6450 * \return crtc, or NULL if no pipes are available.
6451 */
6452
6453/* VESA 640x480x72Hz mode to set on the pipe */
6454static struct drm_display_mode load_detect_mode = {
6455 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
6456 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
6457};
6458
d2dff872
CW		 6459static struct drm_framebuffer *
6460intel_framebuffer_create(struct drm_device *dev,
308e5bcb 6461 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 6462 struct drm_i915_gem_object *obj)
6463{
6464 struct intel_framebuffer *intel_fb;
6465 int ret;
6466
6467 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
6468 if (!intel_fb) {
6469 drm_gem_object_unreference_unlocked(&obj->base);
6470 return ERR_PTR(-ENOMEM);
6471 }
6472
6473 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
6474 if (ret) {
6475 drm_gem_object_unreference_unlocked(&obj->base);
6476 kfree(intel_fb);
6477 return ERR_PTR(ret);
6478 }
6479
6480 return &intel_fb->base;
6481}
6482
6483static u32
6484intel_framebuffer_pitch_for_width(int width, int bpp)
6485{
6486 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
6487 return ALIGN(pitch, 64);
6488}
6489
6490static u32
6491intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
6492{
6493 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
6494 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
6495}
6496
6497static struct drm_framebuffer *
6498intel_framebuffer_create_for_mode(struct drm_device *dev,
6499 struct drm_display_mode *mode,
6500 int depth, int bpp)
6501{
6502 struct drm_i915_gem_object *obj;
0fed39bd 6503 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
d2dff872
CW		 6504
6505 obj = i915_gem_alloc_object(dev,
6506 intel_framebuffer_size_for_mode(mode, bpp));
6507 if (obj == NULL)
6508 return ERR_PTR(-ENOMEM);
6509
6510 mode_cmd.width = mode->hdisplay;
6511 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 6512 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
6513 bpp);
5ca0c34a 6514 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 6515
6516 return intel_framebuffer_create(dev, &mode_cmd, obj);
6517}
6518
6519static struct drm_framebuffer *
6520mode_fits_in_fbdev(struct drm_device *dev,
6521 struct drm_display_mode *mode)
6522{
6523 struct drm_i915_private *dev_priv = dev->dev_private;
6524 struct drm_i915_gem_object *obj;
6525 struct drm_framebuffer *fb;
6526
6527 if (dev_priv->fbdev == NULL)
6528 return NULL;
6529
6530 obj = dev_priv->fbdev->ifb.obj;
6531 if (obj == NULL)
6532 return NULL;
6533
6534 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 6535 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
6536 fb->bits_per_pixel))
d2dff872
CW		 6537 return NULL;
6538
01f2c773 6539 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 6540 return NULL;
6541
6542 return fb;
6543}
6544
d2434ab7 6545bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 6546 struct drm_display_mode *mode,
8261b191 6547 struct intel_load_detect_pipe *old)
79e53945
JB		 6548{
6549 struct intel_crtc *intel_crtc;
d2434ab7
DV		 6550 struct intel_encoder *intel_encoder =
6551 intel_attached_encoder(connector);
79e53945 6552 struct drm_crtc *possible_crtc;
4ef69c7a 6553 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 6554 struct drm_crtc *crtc = NULL;
6555 struct drm_device *dev = encoder->dev;
94352cf9 6556 struct drm_framebuffer *fb;
79e53945
JB		 6557 int i = -1;
6558
d2dff872
CW		 6559 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6560 connector->base.id, drm_get_connector_name(connector),
6561 encoder->base.id, drm_get_encoder_name(encoder));
6562
79e53945
JB		 6563 /*
6564 * Algorithm gets a little messy:
7a5e4805 6565 *
79e53945
JB		 6566 * - if the connector already has an assigned crtc, use it (but make
6567 * sure it's on first)
7a5e4805 6568 *
79e53945
JB		 6569 * - try to find the first unused crtc that can drive this connector,
6570 * and use that if we find one
79e53945
JB		 6571 */
6572
6573 /* See if we already have a CRTC for this connector */
6574 if (encoder->crtc) {
6575 crtc = encoder->crtc;
8261b191 6576
7b24056b
DV		 6577 mutex_lock(&crtc->mutex);
6578
24218aac 6579 old->dpms_mode = connector->dpms;
8261b191
CW		 6580 old->load_detect_temp = false;
6581
6582 /* Make sure the crtc and connector are running */
24218aac
DV		 6583 if (connector->dpms != DRM_MODE_DPMS_ON)
6584 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 6585
7173188d 6586 return true;
79e53945
JB		 6587 }
6588
6589 /* Find an unused one (if possible) */
6590 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
6591 i++;
6592 if (!(encoder->possible_crtcs & (1 << i)))
6593 continue;
6594 if (!possible_crtc->enabled) {
6595 crtc = possible_crtc;
6596 break;
6597 }
79e53945
JB		 6598 }
6599
6600 /*
6601 * If we didn't find an unused CRTC, don't use any.
6602 */
6603 if (!crtc) {
7173188d
CW		 6604 DRM_DEBUG_KMS("no pipe available for load-detect\n");
6605 return false;
79e53945
JB		 6606 }
6607
7b24056b 6608 mutex_lock(&crtc->mutex);
fc303101
DV		 6609 intel_encoder->new_crtc = to_intel_crtc(crtc);
6610 to_intel_connector(connector)->new_encoder = intel_encoder;
79e53945
JB		 6611
6612 intel_crtc = to_intel_crtc(crtc);
24218aac 6613 old->dpms_mode = connector->dpms;
8261b191 6614 old->load_detect_temp = true;
d2dff872 6615 old->release_fb = NULL;
79e53945 6616
6492711d
CW		 6617 if (!mode)
6618 mode = &load_detect_mode;
79e53945 6619
d2dff872
CW		 6620 /* We need a framebuffer large enough to accommodate all accesses
6621 * that the plane may generate whilst we perform load detection.
6622 * We can not rely on the fbcon either being present (we get called
6623 * during its initialisation to detect all boot displays, or it may
6624 * not even exist) or that it is large enough to satisfy the
6625 * requested mode.
6626 */
94352cf9
DV		 6627 fb = mode_fits_in_fbdev(dev, mode);
6628 if (fb == NULL) {
d2dff872 6629 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 6630 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
6631 old->release_fb = fb;
d2dff872
CW		 6632 } else
6633 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 6634 if (IS_ERR(fb)) {
d2dff872 6635 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
7b24056b 6636 mutex_unlock(&crtc->mutex);
0e8b3d3e 6637 return false;
79e53945 6638 }
79e53945 6639
c0c36b94 6640 if (intel_set_mode(crtc, mode, 0, 0, fb)) {
6492711d 6641 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 6642 if (old->release_fb)
6643 old->release_fb->funcs->destroy(old->release_fb);
7b24056b 6644 mutex_unlock(&crtc->mutex);
0e8b3d3e 6645 return false;
79e53945 6646 }
7173188d 6647
79e53945 6648 /* let the connector get through one full cycle before testing */
9d0498a2 6649 intel_wait_for_vblank(dev, intel_crtc->pipe);
7173188d 6650 return true;
79e53945
JB		 6651}
6652
d2434ab7 6653void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 6654 struct intel_load_detect_pipe *old)
79e53945 6655{
d2434ab7
DV		 6656 struct intel_encoder *intel_encoder =
6657 intel_attached_encoder(connector);
4ef69c7a 6658 struct drm_encoder *encoder = &intel_encoder->base;
7b24056b 6659 struct drm_crtc *crtc = encoder->crtc;
79e53945 6660
d2dff872
CW		 6661 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6662 connector->base.id, drm_get_connector_name(connector),
6663 encoder->base.id, drm_get_encoder_name(encoder));
6664
8261b191 6665 if (old->load_detect_temp) {
fc303101
DV		 6666 to_intel_connector(connector)->new_encoder = NULL;
6667 intel_encoder->new_crtc = NULL;
6668 intel_set_mode(crtc, NULL, 0, 0, NULL);
d2dff872 6669
36206361
DV		 6670 if (old->release_fb) {
6671 drm_framebuffer_unregister_private(old->release_fb);
6672 drm_framebuffer_unreference(old->release_fb);
6673 }
d2dff872 6674
67c96400 6675 mutex_unlock(&crtc->mutex);
0622a53c 6676 return;
79e53945
JB		 6677 }
6678
c751ce4f 6679 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 6680 if (old->dpms_mode != DRM_MODE_DPMS_ON)
6681 connector->funcs->dpms(connector, old->dpms_mode);
7b24056b
DV		 6682
6683 mutex_unlock(&crtc->mutex);
79e53945
JB		 6684}
6685
6686/* Returns the clock of the currently programmed mode of the given pipe. */
6687static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
6688{
6689 struct drm_i915_private *dev_priv = dev->dev_private;
6690 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6691 int pipe = intel_crtc->pipe;
548f245b 6692 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 6693 u32 fp;
6694 intel_clock_t clock;
6695
6696 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 6697 fp = I915_READ(FP0(pipe));
79e53945 6698 else
39adb7a5 6699 fp = I915_READ(FP1(pipe));
79e53945
JB		 6700
6701 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 6702 if (IS_PINEVIEW(dev)) {
6703 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
6704 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 6705 } else {
6706 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
6707 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
6708 }
6709
a6c45cf0 6710 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 6711 if (IS_PINEVIEW(dev))
6712 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
6713 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 6714 else
6715 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 6716 DPLL_FPA01_P1_POST_DIV_SHIFT);
6717
6718 switch (dpll & DPLL_MODE_MASK) {
6719 case DPLLB_MODE_DAC_SERIAL:
6720 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
6721 5 : 10;
6722 break;
6723 case DPLLB_MODE_LVDS:
6724 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
6725 7 : 14;
6726 break;
6727 default:
28c97730 6728 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 6729 "mode\n", (int)(dpll & DPLL_MODE_MASK));
6730 return 0;
6731 }
6732
6733 /* XXX: Handle the 100Mhz refclk */
2177832f 6734 intel_clock(dev, 96000, &clock);
79e53945
JB		 6735 } else {
6736 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
6737
6738 if (is_lvds) {
6739 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
6740 DPLL_FPA01_P1_POST_DIV_SHIFT);
6741 clock.p2 = 14;
6742
6743 if ((dpll & PLL_REF_INPUT_MASK) ==
6744 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
6745 /* XXX: might not be 66MHz */
2177832f 6746 intel_clock(dev, 66000, &clock);
79e53945 6747 } else
2177832f 6748 intel_clock(dev, 48000, &clock);
79e53945
JB		 6749 } else {
6750 if (dpll & PLL_P1_DIVIDE_BY_TWO)
6751 clock.p1 = 2;
6752 else {
6753 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
6754 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
6755 }
6756 if (dpll & PLL_P2_DIVIDE_BY_4)
6757 clock.p2 = 4;
6758 else
6759 clock.p2 = 2;
6760
2177832f 6761 intel_clock(dev, 48000, &clock);
79e53945
JB		 6762 }
6763 }
6764
6765 /* XXX: It would be nice to validate the clocks, but we can't reuse
6766 * i830PllIsValid() because it relies on the xf86_config connector
6767 * configuration being accurate, which it isn't necessarily.
6768 */
6769
6770 return clock.dot;
6771}
6772
6773/** Returns the currently programmed mode of the given pipe. */
6774struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
6775 struct drm_crtc *crtc)
6776{
548f245b 6777 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 6778 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
fe2b8f9d 6779 enum transcoder cpu_transcoder = intel_crtc->cpu_transcoder;
79e53945 6780 struct drm_display_mode *mode;
fe2b8f9d
PZ		 6781 int htot = I915_READ(HTOTAL(cpu_transcoder));
6782 int hsync = I915_READ(HSYNC(cpu_transcoder));
6783 int vtot = I915_READ(VTOTAL(cpu_transcoder));
6784 int vsync = I915_READ(VSYNC(cpu_transcoder));
79e53945
JB		 6785
6786 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
6787 if (!mode)
6788 return NULL;
6789
6790 mode->clock = intel_crtc_clock_get(dev, crtc);
6791 mode->hdisplay = (htot & 0xffff) + 1;
6792 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
6793 mode->hsync_start = (hsync & 0xffff) + 1;
6794 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
6795 mode->vdisplay = (vtot & 0xffff) + 1;
6796 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
6797 mode->vsync_start = (vsync & 0xffff) + 1;
6798 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
6799
6800 drm_mode_set_name(mode);
79e53945
JB		 6801
6802 return mode;
6803}
6804
3dec0095 6805static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 6806{
6807 struct drm_device *dev = crtc->dev;
6808 drm_i915_private_t *dev_priv = dev->dev_private;
6809 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6810 int pipe = intel_crtc->pipe;
dbdc6479
JB		 6811 int dpll_reg = DPLL(pipe);
6812 int dpll;
652c393a 6813
bad720ff 6814 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6815 return;
6816
6817 if (!dev_priv->lvds_downclock_avail)
6818 return;
6819
dbdc6479 6820 dpll = I915_READ(dpll_reg);
652c393a 6821 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 6822 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 6823
8ac5a6d5 6824 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 6825
6826 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6827 I915_WRITE(dpll_reg, dpll);
9d0498a2 6828 intel_wait_for_vblank(dev, pipe);
dbdc6479 6829
652c393a
JB		 6830 dpll = I915_READ(dpll_reg);
6831 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 6832 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 6833 }
652c393a
JB		 6834}
6835
6836static void intel_decrease_pllclock(struct drm_crtc *crtc)
6837{
6838 struct drm_device *dev = crtc->dev;
6839 drm_i915_private_t *dev_priv = dev->dev_private;
6840 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 6841
bad720ff 6842 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 6843 return;
6844
6845 if (!dev_priv->lvds_downclock_avail)
6846 return;
6847
6848 /*
6849 * Since this is called by a timer, we should never get here in
6850 * the manual case.
6851 */
6852 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 6853 int pipe = intel_crtc->pipe;
6854 int dpll_reg = DPLL(pipe);
6855 int dpll;
f6e5b160 6856
44d98a61 6857 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 6858
8ac5a6d5 6859 assert_panel_unlocked(dev_priv, pipe);
652c393a 6860
dc257cf1 6861 dpll = I915_READ(dpll_reg);
652c393a
JB		 6862 dpll |= DISPLAY_RATE_SELECT_FPA1;
6863 I915_WRITE(dpll_reg, dpll);
9d0498a2 6864 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 6865 dpll = I915_READ(dpll_reg);
6866 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 6867 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 6868 }
6869
6870}
6871
f047e395
CW		 6872void intel_mark_busy(struct drm_device *dev)
6873{
f047e395
CW		 6874 i915_update_gfx_val(dev->dev_private);
6875}
6876
6877void intel_mark_idle(struct drm_device *dev)
652c393a 6878{
652c393a 6879 struct drm_crtc *crtc;
652c393a
JB		 6880
6881 if (!i915_powersave)
6882 return;
6883
652c393a 6884 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 6885 if (!crtc->fb)
6886 continue;
6887
725a5b54 6888 intel_decrease_pllclock(crtc);
652c393a 6889 }
652c393a
JB		 6890}
6891
725a5b54 6892void intel_mark_fb_busy(struct drm_i915_gem_object *obj)
652c393a 6893{
f047e395
CW		 6894 struct drm_device *dev = obj->base.dev;
6895 struct drm_crtc *crtc;
652c393a 6896
f047e395 6897 if (!i915_powersave)
acb87dfb
CW		 6898 return;
6899
652c393a
JB		 6900 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6901 if (!crtc->fb)
6902 continue;
6903
f047e395 6904 if (to_intel_framebuffer(crtc->fb)->obj == obj)
725a5b54 6905 intel_increase_pllclock(crtc);
652c393a
JB		 6906 }
6907}
6908
79e53945
JB		 6909static void intel_crtc_destroy(struct drm_crtc *crtc)
6910{
6911 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 6912 struct drm_device *dev = crtc->dev;
6913 struct intel_unpin_work *work;
6914 unsigned long flags;
6915
6916 spin_lock_irqsave(&dev->event_lock, flags);
6917 work = intel_crtc->unpin_work;
6918 intel_crtc->unpin_work = NULL;
6919 spin_unlock_irqrestore(&dev->event_lock, flags);
6920
6921 if (work) {
6922 cancel_work_sync(&work->work);
6923 kfree(work);
6924 }
79e53945
JB		 6925
6926 drm_crtc_cleanup(crtc);
67e77c5a 6927
79e53945
JB		 6928 kfree(intel_crtc);
6929}
6930
6b95a207
KH		 6931static void intel_unpin_work_fn(struct work_struct *__work)
6932{
6933 struct intel_unpin_work *work =
6934 container_of(__work, struct intel_unpin_work, work);
b4a98e57 6935 struct drm_device *dev = work->crtc->dev;
6b95a207 6936
b4a98e57 6937 mutex_lock(&dev->struct_mutex);
1690e1eb 6938 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 6939 drm_gem_object_unreference(&work->pending_flip_obj->base);
6940 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6941
b4a98e57
CW		 6942 intel_update_fbc(dev);
6943 mutex_unlock(&dev->struct_mutex);
6944
6945 BUG_ON(atomic_read(&to_intel_crtc(work->crtc)->unpin_work_count) == 0);
6946 atomic_dec(&to_intel_crtc(work->crtc)->unpin_work_count);
6947
6b95a207
KH		 6948 kfree(work);
6949}
6950
1afe3e9d 6951static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6952 struct drm_crtc *crtc)
6b95a207
KH		 6953{
6954 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6955 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6956 struct intel_unpin_work *work;
05394f39 6957 struct drm_i915_gem_object *obj;
6b95a207
KH		 6958 unsigned long flags;
6959
6960 /* Ignore early vblank irqs */
6961 if (intel_crtc == NULL)
6962 return;
6963
6964 spin_lock_irqsave(&dev->event_lock, flags);
6965 work = intel_crtc->unpin_work;
e7d841ca
CW		 6966
6967 /* Ensure we don't miss a work->pending update ... */
6968 smp_rmb();
6969
6970 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
6b95a207
KH		 6971 spin_unlock_irqrestore(&dev->event_lock, flags);
6972 return;
6973 }
6974
e7d841ca
CW		 6975 /* and that the unpin work is consistent wrt ->pending. */
6976 smp_rmb();
6977
6b95a207 6978 intel_crtc->unpin_work = NULL;
6b95a207 6979
45a066eb
RC		 6980 if (work->event)
6981 drm_send_vblank_event(dev, intel_crtc->pipe, work->event);
6b95a207 6982
0af7e4df
MK		 6983 drm_vblank_put(dev, intel_crtc->pipe);
6984
6b95a207
KH		 6985 spin_unlock_irqrestore(&dev->event_lock, flags);
6986
05394f39 6987 obj = work->old_fb_obj;
d9e86c0e 6988
2c10d571 6989 wake_up_all(&dev_priv->pending_flip_queue);
b4a98e57
CW		 6990
6991 queue_work(dev_priv->wq, &work->work);
e5510fac
JB		 6992
6993 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6994}
6995
1afe3e9d
JB		 6996void intel_finish_page_flip(struct drm_device *dev, int pipe)
6997{
6998 drm_i915_private_t *dev_priv = dev->dev_private;
6999 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
7000
49b14a5c 7001 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 7002}
7003
7004void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
7005{
7006 drm_i915_private_t *dev_priv = dev->dev_private;
7007 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
7008
49b14a5c 7009 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 7010}
7011
6b95a207
KH		 7012void intel_prepare_page_flip(struct drm_device *dev, int plane)
7013{
7014 drm_i915_private_t *dev_priv = dev->dev_private;
7015 struct intel_crtc *intel_crtc =
7016 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
7017 unsigned long flags;
7018
e7d841ca
CW		 7019 /* NB: An MMIO update of the plane base pointer will also
7020 * generate a page-flip completion irq, i.e. every modeset
7021 * is also accompanied by a spurious intel_prepare_page_flip().
7022 */
6b95a207 7023 spin_lock_irqsave(&dev->event_lock, flags);
e7d841ca
CW		 7024 if (intel_crtc->unpin_work)
7025 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
6b95a207
KH		 7026 spin_unlock_irqrestore(&dev->event_lock, flags);
7027}
7028
e7d841ca
CW		 7029inline static void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
7030{
7031 /* Ensure that the work item is consistent when activating it ... */
7032 smp_wmb();
7033 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
7034 /* and that it is marked active as soon as the irq could fire. */
7035 smp_wmb();
7036}
7037
8c9f3aaf
JB		 7038static int intel_gen2_queue_flip(struct drm_device *dev,
7039 struct drm_crtc *crtc,
7040 struct drm_framebuffer *fb,
7041 struct drm_i915_gem_object *obj)
7042{
7043 struct drm_i915_private *dev_priv = dev->dev_private;
7044 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 7045 u32 flip_mask;
6d90c952 7046 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7047 int ret;
7048
6d90c952 7049 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7050 if (ret)
83d4092b 7051 goto err;
8c9f3aaf 7052
6d90c952 7053 ret = intel_ring_begin(ring, 6);
8c9f3aaf 7054 if (ret)
83d4092b 7055 goto err_unpin;
8c9f3aaf
JB		 7056
7057 /* Can't queue multiple flips, so wait for the previous
7058 * one to finish before executing the next.
7059 */
7060 if (intel_crtc->plane)
7061 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7062 else
7063 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 7064 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
7065 intel_ring_emit(ring, MI_NOOP);
7066 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7067 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7068 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 7069 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952 7070 intel_ring_emit(ring, 0); /* aux display base address, unused */
e7d841ca
CW		 7071
7072 intel_mark_page_flip_active(intel_crtc);
6d90c952 7073 intel_ring_advance(ring);
83d4092b
CW		 7074 return 0;
7075
7076err_unpin:
7077 intel_unpin_fb_obj(obj);
7078err:
8c9f3aaf
JB		 7079 return ret;
7080}
7081
7082static int intel_gen3_queue_flip(struct drm_device *dev,
7083 struct drm_crtc *crtc,
7084 struct drm_framebuffer *fb,
7085 struct drm_i915_gem_object *obj)
7086{
7087 struct drm_i915_private *dev_priv = dev->dev_private;
7088 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 7089 u32 flip_mask;
6d90c952 7090 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7091 int ret;
7092
6d90c952 7093 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7094 if (ret)
83d4092b 7095 goto err;
8c9f3aaf 7096
6d90c952 7097 ret = intel_ring_begin(ring, 6);
8c9f3aaf 7098 if (ret)
83d4092b 7099 goto err_unpin;
8c9f3aaf
JB		 7100
7101 if (intel_crtc->plane)
7102 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7103 else
7104 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 7105 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
7106 intel_ring_emit(ring, MI_NOOP);
7107 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
7108 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7109 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 7110 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 7111 intel_ring_emit(ring, MI_NOOP);
7112
e7d841ca 7113 intel_mark_page_flip_active(intel_crtc);
6d90c952 7114 intel_ring_advance(ring);
83d4092b
CW		 7115 return 0;
7116
7117err_unpin:
7118 intel_unpin_fb_obj(obj);
7119err:
8c9f3aaf
JB		 7120 return ret;
7121}
7122
7123static int intel_gen4_queue_flip(struct drm_device *dev,
7124 struct drm_crtc *crtc,
7125 struct drm_framebuffer *fb,
7126 struct drm_i915_gem_object *obj)
7127{
7128 struct drm_i915_private *dev_priv = dev->dev_private;
7129 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7130 uint32_t pf, pipesrc;
6d90c952 7131 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7132 int ret;
7133
6d90c952 7134 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7135 if (ret)
83d4092b 7136 goto err;
8c9f3aaf 7137
6d90c952 7138 ret = intel_ring_begin(ring, 4);
8c9f3aaf 7139 if (ret)
83d4092b 7140 goto err_unpin;
8c9f3aaf
JB		 7141
7142 /* i965+ uses the linear or tiled offsets from the
7143 * Display Registers (which do not change across a page-flip)
7144 * so we need only reprogram the base address.
7145 */
6d90c952
DV		 7146 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7147 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7148 intel_ring_emit(ring, fb->pitches[0]);
c2c75131
DV		 7149 intel_ring_emit(ring,
7150 (obj->gtt_offset + intel_crtc->dspaddr_offset) |
7151 obj->tiling_mode);
8c9f3aaf
JB		 7152
7153 /* XXX Enabling the panel-fitter across page-flip is so far
7154 * untested on non-native modes, so ignore it for now.
7155 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
7156 */
7157 pf = 0;
7158 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 7159 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 7160
7161 intel_mark_page_flip_active(intel_crtc);
6d90c952 7162 intel_ring_advance(ring);
83d4092b
CW		 7163 return 0;
7164
7165err_unpin:
7166 intel_unpin_fb_obj(obj);
7167err:
8c9f3aaf
JB		 7168 return ret;
7169}
7170
7171static int intel_gen6_queue_flip(struct drm_device *dev,
7172 struct drm_crtc *crtc,
7173 struct drm_framebuffer *fb,
7174 struct drm_i915_gem_object *obj)
7175{
7176 struct drm_i915_private *dev_priv = dev->dev_private;
7177 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 7178 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 7179 uint32_t pf, pipesrc;
7180 int ret;
7181
6d90c952 7182 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 7183 if (ret)
83d4092b 7184 goto err;
8c9f3aaf 7185
6d90c952 7186 ret = intel_ring_begin(ring, 4);
8c9f3aaf 7187 if (ret)
83d4092b 7188 goto err_unpin;
8c9f3aaf 7189
6d90c952
DV		 7190 intel_ring_emit(ring, MI_DISPLAY_FLIP |
7191 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7192 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
c2c75131 7193 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
8c9f3aaf 7194
dc257cf1
DV		 7195 /* Contrary to the suggestions in the documentation,
7196 * "Enable Panel Fitter" does not seem to be required when page
7197 * flipping with a non-native mode, and worse causes a normal
7198 * modeset to fail.
7199 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
7200 */
7201 pf = 0;
8c9f3aaf 7202 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 7203 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 7204
7205 intel_mark_page_flip_active(intel_crtc);
6d90c952 7206 intel_ring_advance(ring);
83d4092b
CW		 7207 return 0;
7208
7209err_unpin:
7210 intel_unpin_fb_obj(obj);
7211err:
8c9f3aaf
JB		 7212 return ret;
7213}
7214
7c9017e5
JB		 7215/*
7216 * On gen7 we currently use the blit ring because (in early silicon at least)
7217 * the render ring doesn't give us interrpts for page flip completion, which
7218 * means clients will hang after the first flip is queued. Fortunately the
7219 * blit ring generates interrupts properly, so use it instead.
7220 */
7221static int intel_gen7_queue_flip(struct drm_device *dev,
7222 struct drm_crtc *crtc,
7223 struct drm_framebuffer *fb,
7224 struct drm_i915_gem_object *obj)
7225{
7226 struct drm_i915_private *dev_priv = dev->dev_private;
7227 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7228 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
cb05d8de 7229 uint32_t plane_bit = 0;
7c9017e5
JB		 7230 int ret;
7231
7232 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
7233 if (ret)
83d4092b 7234 goto err;
7c9017e5 7235
cb05d8de
DV		 7236 switch(intel_crtc->plane) {
7237 case PLANE_A:
7238 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
7239 break;
7240 case PLANE_B:
7241 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
7242 break;
7243 case PLANE_C:
7244 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
7245 break;
7246 default:
7247 WARN_ONCE(1, "unknown plane in flip command\n");
7248 ret = -ENODEV;
ab3951eb 7249 goto err_unpin;
cb05d8de
DV		 7250 }
7251
7c9017e5
JB		 7252 ret = intel_ring_begin(ring, 4);
7253 if (ret)
83d4092b 7254 goto err_unpin;
7c9017e5 7255
cb05d8de 7256 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 7257 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
c2c75131 7258 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
7c9017e5 7259 intel_ring_emit(ring, (MI_NOOP));
e7d841ca
CW		 7260
7261 intel_mark_page_flip_active(intel_crtc);
7c9017e5 7262 intel_ring_advance(ring);
83d4092b
CW		 7263 return 0;
7264
7265err_unpin:
7266 intel_unpin_fb_obj(obj);
7267err:
7c9017e5
JB		 7268 return ret;
7269}
7270
8c9f3aaf
JB		 7271static int intel_default_queue_flip(struct drm_device *dev,
7272 struct drm_crtc *crtc,
7273 struct drm_framebuffer *fb,
7274 struct drm_i915_gem_object *obj)
7275{
7276 return -ENODEV;
7277}
7278
6b95a207
KH		 7279static int intel_crtc_page_flip(struct drm_crtc *crtc,
7280 struct drm_framebuffer *fb,
7281 struct drm_pending_vblank_event *event)
7282{
7283 struct drm_device *dev = crtc->dev;
7284 struct drm_i915_private *dev_priv = dev->dev_private;
4a35f83b
VS		 7285 struct drm_framebuffer *old_fb = crtc->fb;
7286 struct drm_i915_gem_object *obj = to_intel_framebuffer(fb)->obj;
6b95a207
KH		 7287 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7288 struct intel_unpin_work *work;
8c9f3aaf 7289 unsigned long flags;
52e68630 7290 int ret;
6b95a207 7291
e6a595d2
VS		 7292 /* Can't change pixel format via MI display flips. */
7293 if (fb->pixel_format != crtc->fb->pixel_format)
7294 return -EINVAL;
7295
7296 /*
7297 * TILEOFF/LINOFF registers can't be changed via MI display flips.
7298 * Note that pitch changes could also affect these register.
7299 */
7300 if (INTEL_INFO(dev)->gen > 3 &&
7301 (fb->offsets[0] != crtc->fb->offsets[0] ||
7302 fb->pitches[0] != crtc->fb->pitches[0]))
7303 return -EINVAL;
7304
6b95a207
KH		 7305 work = kzalloc(sizeof *work, GFP_KERNEL);
7306 if (work == NULL)
7307 return -ENOMEM;
7308
6b95a207 7309 work->event = event;
b4a98e57 7310 work->crtc = crtc;
4a35f83b 7311 work->old_fb_obj = to_intel_framebuffer(old_fb)->obj;
6b95a207
KH		 7312 INIT_WORK(&work->work, intel_unpin_work_fn);
7313
7317c75e
JB		 7314 ret = drm_vblank_get(dev, intel_crtc->pipe);
7315 if (ret)
7316 goto free_work;
7317
6b95a207
KH		 7318 /* We borrow the event spin lock for protecting unpin_work */
7319 spin_lock_irqsave(&dev->event_lock, flags);
7320 if (intel_crtc->unpin_work) {
7321 spin_unlock_irqrestore(&dev->event_lock, flags);
7322 kfree(work);
7317c75e 7323 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 7324
7325 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 7326 return -EBUSY;
7327 }
7328 intel_crtc->unpin_work = work;
7329 spin_unlock_irqrestore(&dev->event_lock, flags);
7330
b4a98e57
CW		 7331 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
7332 flush_workqueue(dev_priv->wq);
7333
79158103
CW		 7334 ret = i915_mutex_lock_interruptible(dev);
7335 if (ret)
7336 goto cleanup;
6b95a207 7337
75dfca80 7338 /* Reference the objects for the scheduled work. */
05394f39
CW		 7339 drm_gem_object_reference(&work->old_fb_obj->base);
7340 drm_gem_object_reference(&obj->base);
6b95a207
KH		 7341
7342 crtc->fb = fb;
96b099fd 7343
e1f99ce6 7344 work->pending_flip_obj = obj;
e1f99ce6 7345
4e5359cd
SF		 7346 work->enable_stall_check = true;
7347
b4a98e57 7348 atomic_inc(&intel_crtc->unpin_work_count);
10d83730 7349 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
e1f99ce6 7350
8c9f3aaf
JB		 7351 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
7352 if (ret)
7353 goto cleanup_pending;
6b95a207 7354
7782de3b 7355 intel_disable_fbc(dev);
f047e395 7356 intel_mark_fb_busy(obj);
6b95a207
KH		 7357 mutex_unlock(&dev->struct_mutex);
7358
e5510fac
JB		 7359 trace_i915_flip_request(intel_crtc->plane, obj);
7360
6b95a207 7361 return 0;
96b099fd 7362
8c9f3aaf 7363cleanup_pending:
b4a98e57 7364 atomic_dec(&intel_crtc->unpin_work_count);
4a35f83b 7365 crtc->fb = old_fb;
05394f39
CW		 7366 drm_gem_object_unreference(&work->old_fb_obj->base);
7367 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 7368 mutex_unlock(&dev->struct_mutex);
7369
79158103 7370cleanup:
96b099fd
CW		 7371 spin_lock_irqsave(&dev->event_lock, flags);
7372 intel_crtc->unpin_work = NULL;
7373 spin_unlock_irqrestore(&dev->event_lock, flags);
7374
7317c75e
JB		 7375 drm_vblank_put(dev, intel_crtc->pipe);
7376free_work:
96b099fd
CW		 7377 kfree(work);
7378
7379 return ret;
6b95a207
KH		 7380}
7381
f6e5b160 7382static struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 7383 .mode_set_base_atomic = intel_pipe_set_base_atomic,
7384 .load_lut = intel_crtc_load_lut,
f6e5b160
CW		 7385};
7386
6ed0f796 7387bool intel_encoder_check_is_cloned(struct intel_encoder *encoder)
47f1c6c9 7388{
6ed0f796
DV		 7389 struct intel_encoder *other_encoder;
7390 struct drm_crtc *crtc = &encoder->new_crtc->base;
47f1c6c9 7391
6ed0f796
DV		 7392 if (WARN_ON(!crtc))
7393 return false;
7394
7395 list_for_each_entry(other_encoder,
7396 &crtc->dev->mode_config.encoder_list,
7397 base.head) {
7398
7399 if (&other_encoder->new_crtc->base != crtc ||
7400 encoder == other_encoder)
7401 continue;
7402 else
7403 return true;
f47166d2
CW		 7404 }
7405
6ed0f796
DV		 7406 return false;
7407}
47f1c6c9 7408
50f56119
DV		 7409static bool intel_encoder_crtc_ok(struct drm_encoder *encoder,
7410 struct drm_crtc *crtc)
7411{
7412 struct drm_device *dev;
7413 struct drm_crtc *tmp;
7414 int crtc_mask = 1;
47f1c6c9 7415
50f56119 7416 WARN(!crtc, "checking null crtc?\n");
47f1c6c9 7417
50f56119 7418 dev = crtc->dev;
47f1c6c9 7419
50f56119
DV		 7420 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
7421 if (tmp == crtc)
7422 break;
7423 crtc_mask <<= 1;
7424 }
47f1c6c9 7425
50f56119
DV		 7426 if (encoder->possible_crtcs & crtc_mask)
7427 return true;
7428 return false;
47f1c6c9 7429}
79e53945 7430
9a935856
DV		 7431/**
7432 * intel_modeset_update_staged_output_state
7433 *
7434 * Updates the staged output configuration state, e.g. after we've read out the
7435 * current hw state.
7436 */
7437static void intel_modeset_update_staged_output_state(struct drm_device *dev)
f6e5b160 7438{
9a935856
DV		 7439 struct intel_encoder *encoder;
7440 struct intel_connector *connector;
f6e5b160 7441
9a935856
DV		 7442 list_for_each_entry(connector, &dev->mode_config.connector_list,
7443 base.head) {
7444 connector->new_encoder =
7445 to_intel_encoder(connector->base.encoder);
7446 }
f6e5b160 7447
9a935856
DV		 7448 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7449 base.head) {
7450 encoder->new_crtc =
7451 to_intel_crtc(encoder->base.crtc);
7452 }
f6e5b160
CW		 7453}
7454
9a935856
DV		 7455/**
7456 * intel_modeset_commit_output_state
7457 *
7458 * This function copies the stage display pipe configuration to the real one.
7459 */
7460static void intel_modeset_commit_output_state(struct drm_device *dev)
7461{
7462 struct intel_encoder *encoder;
7463 struct intel_connector *connector;
f6e5b160 7464
9a935856
DV		 7465 list_for_each_entry(connector, &dev->mode_config.connector_list,
7466 base.head) {
7467 connector->base.encoder = &connector->new_encoder->base;
7468 }
f6e5b160 7469
9a935856
DV		 7470 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7471 base.head) {
7472 encoder->base.crtc = &encoder->new_crtc->base;
7473 }
7474}
7475
7758a113
DV		 7476static struct drm_display_mode *
7477intel_modeset_adjusted_mode(struct drm_crtc *crtc,
7478 struct drm_display_mode *mode)
ee7b9f93 7479{
7758a113
DV		 7480 struct drm_device *dev = crtc->dev;
7481 struct drm_display_mode *adjusted_mode;
7482 struct drm_encoder_helper_funcs *encoder_funcs;
7483 struct intel_encoder *encoder;
ee7b9f93 7484
7758a113
DV		 7485 adjusted_mode = drm_mode_duplicate(dev, mode);
7486 if (!adjusted_mode)
7487 return ERR_PTR(-ENOMEM);
7488
7489 /* Pass our mode to the connectors and the CRTC to give them a chance to
7490 * adjust it according to limitations or connector properties, and also
7491 * a chance to reject the mode entirely.
47f1c6c9 7492 */
7758a113
DV		 7493 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7494 base.head) {
47f1c6c9 7495
7758a113
DV		 7496 if (&encoder->new_crtc->base != crtc)
7497 continue;
7498 encoder_funcs = encoder->base.helper_private;
7499 if (!(encoder_funcs->mode_fixup(&encoder->base, mode,
7500 adjusted_mode))) {
7501 DRM_DEBUG_KMS("Encoder fixup failed\n");
7502 goto fail;
7503 }
ee7b9f93 7504 }
47f1c6c9 7505
7758a113
DV		 7506 if (!(intel_crtc_mode_fixup(crtc, mode, adjusted_mode))) {
7507 DRM_DEBUG_KMS("CRTC fixup failed\n");
7508 goto fail;
ee7b9f93 7509 }
7758a113 7510 DRM_DEBUG_KMS("[CRTC:%d]\n", crtc->base.id);
47f1c6c9 7511
7758a113
DV		 7512 return adjusted_mode;
7513fail:
7514 drm_mode_destroy(dev, adjusted_mode);
7515 return ERR_PTR(-EINVAL);
ee7b9f93 7516}
47f1c6c9 7517
e2e1ed41
DV		 7518/* Computes which crtcs are affected and sets the relevant bits in the mask. For
7519 * simplicity we use the crtc's pipe number (because it's easier to obtain). */
7520static void
7521intel_modeset_affected_pipes(struct drm_crtc *crtc, unsigned *modeset_pipes,
7522 unsigned *prepare_pipes, unsigned *disable_pipes)
79e53945
JB		 7523{
7524 struct intel_crtc *intel_crtc;
e2e1ed41
DV		 7525 struct drm_device *dev = crtc->dev;
7526 struct intel_encoder *encoder;
7527 struct intel_connector *connector;
7528 struct drm_crtc *tmp_crtc;
79e53945 7529
e2e1ed41 7530 *disable_pipes = *modeset_pipes = *prepare_pipes = 0;
79e53945 7531
e2e1ed41
DV		 7532 /* Check which crtcs have changed outputs connected to them, these need
7533 * to be part of the prepare_pipes mask. We don't (yet) support global
7534 * modeset across multiple crtcs, so modeset_pipes will only have one
7535 * bit set at most. */
7536 list_for_each_entry(connector, &dev->mode_config.connector_list,
7537 base.head) {
7538 if (connector->base.encoder == &connector->new_encoder->base)
7539 continue;
79e53945 7540
e2e1ed41
DV		 7541 if (connector->base.encoder) {
7542 tmp_crtc = connector->base.encoder->crtc;
7543
7544 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
7545 }
7546
7547 if (connector->new_encoder)
7548 *prepare_pipes |=
7549 1 << connector->new_encoder->new_crtc->pipe;
79e53945
JB		 7550 }
7551
e2e1ed41
DV		 7552 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7553 base.head) {
7554 if (encoder->base.crtc == &encoder->new_crtc->base)
7555 continue;
7556
7557 if (encoder->base.crtc) {
7558 tmp_crtc = encoder->base.crtc;
7559
7560 *prepare_pipes |= 1 << to_intel_crtc(tmp_crtc)->pipe;
7561 }
7562
7563 if (encoder->new_crtc)
7564 *prepare_pipes |= 1 << encoder->new_crtc->pipe;
80824003
JB		 7565 }
7566
e2e1ed41
DV		 7567 /* Check for any pipes that will be fully disabled ... */
7568 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
7569 base.head) {
7570 bool used = false;
22fd0fab 7571
e2e1ed41
DV		 7572 /* Don't try to disable disabled crtcs. */
7573 if (!intel_crtc->base.enabled)
7574 continue;
7e7d76c3 7575
e2e1ed41
DV		 7576 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7577 base.head) {
7578 if (encoder->new_crtc == intel_crtc)
7579 used = true;
7580 }
7581
7582 if (!used)
7583 *disable_pipes |= 1 << intel_crtc->pipe;
7e7d76c3
JB		 7584 }
7585
e2e1ed41
DV		 7586
7587 /* set_mode is also used to update properties on life display pipes. */
7588 intel_crtc = to_intel_crtc(crtc);
7589 if (crtc->enabled)
7590 *prepare_pipes |= 1 << intel_crtc->pipe;
7591
7592 /* We only support modeset on one single crtc, hence we need to do that
7593 * only for the passed in crtc iff we change anything else than just
7594 * disable crtcs.
7595 *
7596 * This is actually not true, to be fully compatible with the old crtc
7597 * helper we automatically disable _any_ output (i.e. doesn't need to be
7598 * connected to the crtc we're modesetting on) if it's disconnected.
7599 * Which is a rather nutty api (since changed the output configuration
7600 * without userspace's explicit request can lead to confusion), but
7601 * alas. Hence we currently need to modeset on all pipes we prepare. */
7602 if (*prepare_pipes)
7603 *modeset_pipes = *prepare_pipes;
7604
7605 /* ... and mask these out. */
7606 *modeset_pipes &= ~(*disable_pipes);
7607 *prepare_pipes &= ~(*disable_pipes);
47f1c6c9 7608}
79e53945 7609
ea9d758d 7610static bool intel_crtc_in_use(struct drm_crtc *crtc)
f6e5b160 7611{
ea9d758d 7612 struct drm_encoder *encoder;
f6e5b160 7613 struct drm_device *dev = crtc->dev;
f6e5b160 7614
ea9d758d
DV		 7615 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head)
7616 if (encoder->crtc == crtc)
7617 return true;
7618
7619 return false;
7620}
7621
7622static void
7623intel_modeset_update_state(struct drm_device *dev, unsigned prepare_pipes)
7624{
7625 struct intel_encoder *intel_encoder;
7626 struct intel_crtc *intel_crtc;
7627 struct drm_connector *connector;
7628
7629 list_for_each_entry(intel_encoder, &dev->mode_config.encoder_list,
7630 base.head) {
7631 if (!intel_encoder->base.crtc)
7632 continue;
7633
7634 intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
7635
7636 if (prepare_pipes & (1 << intel_crtc->pipe))
7637 intel_encoder->connectors_active = false;
7638 }
7639
7640 intel_modeset_commit_output_state(dev);
7641
7642 /* Update computed state. */
7643 list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list,
7644 base.head) {
7645 intel_crtc->base.enabled = intel_crtc_in_use(&intel_crtc->base);
7646 }
7647
7648 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
7649 if (!connector->encoder || !connector->encoder->crtc)
7650 continue;
7651
7652 intel_crtc = to_intel_crtc(connector->encoder->crtc);
7653
7654 if (prepare_pipes & (1 << intel_crtc->pipe)) {
68d34720
DV		 7655 struct drm_property *dpms_property =
7656 dev->mode_config.dpms_property;
7657
ea9d758d 7658 connector->dpms = DRM_MODE_DPMS_ON;
662595df 7659 drm_object_property_set_value(&connector->base,
68d34720
DV		 7660 dpms_property,
7661 DRM_MODE_DPMS_ON);
ea9d758d
DV		 7662
7663 intel_encoder = to_intel_encoder(connector->encoder);
7664 intel_encoder->connectors_active = true;
7665 }
7666 }
7667
7668}
7669
25c5b266
DV		 7670#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
7671 list_for_each_entry((intel_crtc), \
7672 &(dev)->mode_config.crtc_list, \
7673 base.head) \
7674 if (mask & (1 <<(intel_crtc)->pipe)) \
7675
b980514c 7676void
8af6cf88
DV		 7677intel_modeset_check_state(struct drm_device *dev)
7678{
7679 struct intel_crtc *crtc;
7680 struct intel_encoder *encoder;
7681 struct intel_connector *connector;
7682
7683 list_for_each_entry(connector, &dev->mode_config.connector_list,
7684 base.head) {
7685 /* This also checks the encoder/connector hw state with the
7686 * ->get_hw_state callbacks. */
7687 intel_connector_check_state(connector);
7688
7689 WARN(&connector->new_encoder->base != connector->base.encoder,
7690 "connector's staged encoder doesn't match current encoder\n");
7691 }
7692
7693 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7694 base.head) {
7695 bool enabled = false;
7696 bool active = false;
7697 enum pipe pipe, tracked_pipe;
7698
7699 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
7700 encoder->base.base.id,
7701 drm_get_encoder_name(&encoder->base));
7702
7703 WARN(&encoder->new_crtc->base != encoder->base.crtc,
7704 "encoder's stage crtc doesn't match current crtc\n");
7705 WARN(encoder->connectors_active && !encoder->base.crtc,
7706 "encoder's active_connectors set, but no crtc\n");
7707
7708 list_for_each_entry(connector, &dev->mode_config.connector_list,
7709 base.head) {
7710 if (connector->base.encoder != &encoder->base)
7711 continue;
7712 enabled = true;
7713 if (connector->base.dpms != DRM_MODE_DPMS_OFF)
7714 active = true;
7715 }
7716 WARN(!!encoder->base.crtc != enabled,
7717 "encoder's enabled state mismatch "
7718 "(expected %i, found %i)\n",
7719 !!encoder->base.crtc, enabled);
7720 WARN(active && !encoder->base.crtc,
7721 "active encoder with no crtc\n");
7722
7723 WARN(encoder->connectors_active != active,
7724 "encoder's computed active state doesn't match tracked active state "
7725 "(expected %i, found %i)\n", active, encoder->connectors_active);
7726
7727 active = encoder->get_hw_state(encoder, &pipe);
7728 WARN(active != encoder->connectors_active,
7729 "encoder's hw state doesn't match sw tracking "
7730 "(expected %i, found %i)\n",
7731 encoder->connectors_active, active);
7732
7733 if (!encoder->base.crtc)
7734 continue;
7735
7736 tracked_pipe = to_intel_crtc(encoder->base.crtc)->pipe;
7737 WARN(active && pipe != tracked_pipe,
7738 "active encoder's pipe doesn't match"
7739 "(expected %i, found %i)\n",
7740 tracked_pipe, pipe);
7741
7742 }
7743
7744 list_for_each_entry(crtc, &dev->mode_config.crtc_list,
7745 base.head) {
7746 bool enabled = false;
7747 bool active = false;
7748
7749 DRM_DEBUG_KMS("[CRTC:%d]\n",
7750 crtc->base.base.id);
7751
7752 WARN(crtc->active && !crtc->base.enabled,
7753 "active crtc, but not enabled in sw tracking\n");
7754
7755 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
7756 base.head) {
7757 if (encoder->base.crtc != &crtc->base)
7758 continue;
7759 enabled = true;
7760 if (encoder->connectors_active)
7761 active = true;
7762 }
7763 WARN(active != crtc->active,
7764 "crtc's computed active state doesn't match tracked active state "
7765 "(expected %i, found %i)\n", active, crtc->active);
7766 WARN(enabled != crtc->base.enabled,
7767 "crtc's computed enabled state doesn't match tracked enabled state "
7768 "(expected %i, found %i)\n", enabled, crtc->base.enabled);
7769
7770 assert_pipe(dev->dev_private, crtc->pipe, crtc->active);
7771 }
7772}
7773
c0c36b94
CW		 7774int intel_set_mode(struct drm_crtc *crtc,
7775 struct drm_display_mode *mode,
7776 int x, int y, struct drm_framebuffer *fb)
a6778b3c
DV		 7777{
7778 struct drm_device *dev = crtc->dev;
dbf2b54e 7779 drm_i915_private_t *dev_priv = dev->dev_private;
3ac18232 7780 struct drm_display_mode *adjusted_mode, *saved_mode, *saved_hwmode;
25c5b266
DV		 7781 struct intel_crtc *intel_crtc;
7782 unsigned disable_pipes, prepare_pipes, modeset_pipes;
c0c36b94 7783 int ret = 0;
a6778b3c 7784
3ac18232 7785 saved_mode = kmalloc(2 * sizeof(*saved_mode), GFP_KERNEL);
c0c36b94
CW		 7786 if (!saved_mode)
7787 return -ENOMEM;
3ac18232 7788 saved_hwmode = saved_mode + 1;
a6778b3c 7789
e2e1ed41 7790 intel_modeset_affected_pipes(crtc, &modeset_pipes,
25c5b266
DV		 7791 &prepare_pipes, &disable_pipes);
7792
7793 DRM_DEBUG_KMS("set mode pipe masks: modeset: %x, prepare: %x, disable: %x\n",
7794 modeset_pipes, prepare_pipes, disable_pipes);
e2e1ed41 7795
976f8a20
DV		 7796 for_each_intel_crtc_masked(dev, disable_pipes, intel_crtc)
7797 intel_crtc_disable(&intel_crtc->base);
87f1faa6 7798
3ac18232
TG		 7799 *saved_hwmode = crtc->hwmode;
7800 *saved_mode = crtc->mode;
a6778b3c 7801
25c5b266
DV		 7802 /* Hack: Because we don't (yet) support global modeset on multiple
7803 * crtcs, we don't keep track of the new mode for more than one crtc.
7804 * Hence simply check whether any bit is set in modeset_pipes in all the
7805 * pieces of code that are not yet converted to deal with mutliple crtcs
7806 * changing their mode at the same time. */
7807 adjusted_mode = NULL;
7808 if (modeset_pipes) {
7809 adjusted_mode = intel_modeset_adjusted_mode(crtc, mode);
7810 if (IS_ERR(adjusted_mode)) {
c0c36b94 7811 ret = PTR_ERR(adjusted_mode);
3ac18232 7812 goto out;
25c5b266 7813 }
25c5b266 7814 }
a6778b3c 7815
ea9d758d
DV		 7816 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc) {
7817 if (intel_crtc->base.enabled)
7818 dev_priv->display.crtc_disable(&intel_crtc->base);
7819 }
a6778b3c 7820
6c4c86f5
DV		 7821 /* crtc->mode is already used by the ->mode_set callbacks, hence we need
7822 * to set it here already despite that we pass it down the callchain.
f6e5b160 7823 */
6c4c86f5 7824 if (modeset_pipes)
25c5b266 7825 crtc->mode = *mode;
7758a113 7826
ea9d758d
DV		 7827 /* Only after disabling all output pipelines that will be changed can we
7828 * update the the output configuration. */
7829 intel_modeset_update_state(dev, prepare_pipes);
f6e5b160 7830
47fab737
DV		 7831 if (dev_priv->display.modeset_global_resources)
7832 dev_priv->display.modeset_global_resources(dev);
7833
a6778b3c
DV		 7834 /* Set up the DPLL and any encoders state that needs to adjust or depend
7835 * on the DPLL.
f6e5b160 7836 */
25c5b266 7837 for_each_intel_crtc_masked(dev, modeset_pipes, intel_crtc) {
c0c36b94
CW		 7838 ret = intel_crtc_mode_set(&intel_crtc->base,
7839 mode, adjusted_mode,
7840 x, y, fb);
7841 if (ret)
7842 goto done;
a6778b3c
DV		 7843 }
7844
7845 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
25c5b266
DV		 7846 for_each_intel_crtc_masked(dev, prepare_pipes, intel_crtc)
7847 dev_priv->display.crtc_enable(&intel_crtc->base);
a6778b3c 7848
25c5b266
DV		 7849 if (modeset_pipes) {
7850 /* Store real post-adjustment hardware mode. */
7851 crtc->hwmode = *adjusted_mode;
a6778b3c 7852
25c5b266
DV		 7853 /* Calculate and store various constants which
7854 * are later needed by vblank and swap-completion
7855 * timestamping. They are derived from true hwmode.
7856 */
7857 drm_calc_timestamping_constants(crtc);
7858 }
a6778b3c
DV		 7859
7860 /* FIXME: add subpixel order */
7861done:
7862 drm_mode_destroy(dev, adjusted_mode);
c0c36b94 7863 if (ret && crtc->enabled) {
3ac18232
TG		 7864 crtc->hwmode = *saved_hwmode;
7865 crtc->mode = *saved_mode;
8af6cf88
DV		 7866 } else {
7867 intel_modeset_check_state(dev);
a6778b3c
DV		 7868 }
7869
3ac18232
TG		 7870out:
7871 kfree(saved_mode);
a6778b3c 7872 return ret;
f6e5b160
CW		 7873}
7874
c0c36b94
CW		 7875void intel_crtc_restore_mode(struct drm_crtc *crtc)
7876{
7877 intel_set_mode(crtc, &crtc->mode, crtc->x, crtc->y, crtc->fb);
7878}
7879
25c5b266
DV		 7880#undef for_each_intel_crtc_masked
7881
d9e55608
DV		 7882static void intel_set_config_free(struct intel_set_config *config)
7883{
7884 if (!config)
7885 return;
7886
1aa4b628
DV		 7887 kfree(config->save_connector_encoders);
7888 kfree(config->save_encoder_crtcs);
d9e55608
DV		 7889 kfree(config);
7890}
7891
85f9eb71
DV		 7892static int intel_set_config_save_state(struct drm_device *dev,
7893 struct intel_set_config *config)
7894{
85f9eb71
DV		 7895 struct drm_encoder *encoder;
7896 struct drm_connector *connector;
7897 int count;
7898
1aa4b628
DV		 7899 config->save_encoder_crtcs =
7900 kcalloc(dev->mode_config.num_encoder,
7901 sizeof(struct drm_crtc *), GFP_KERNEL);
7902 if (!config->save_encoder_crtcs)
85f9eb71
DV		 7903 return -ENOMEM;
7904
1aa4b628
DV		 7905 config->save_connector_encoders =
7906 kcalloc(dev->mode_config.num_connector,
7907 sizeof(struct drm_encoder *), GFP_KERNEL);
7908 if (!config->save_connector_encoders)
85f9eb71
DV		 7909 return -ENOMEM;
7910
7911 /* Copy data. Note that driver private data is not affected.
7912 * Should anything bad happen only the expected state is
7913 * restored, not the drivers personal bookkeeping.
7914 */
85f9eb71
DV		 7915 count = 0;
7916 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1aa4b628 7917 config->save_encoder_crtcs[count++] = encoder->crtc;
85f9eb71
DV		 7918 }
7919
7920 count = 0;
7921 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
1aa4b628 7922 config->save_connector_encoders[count++] = connector->encoder;
85f9eb71
DV		 7923 }
7924
7925 return 0;
7926}
7927
7928static void intel_set_config_restore_state(struct drm_device *dev,
7929 struct intel_set_config *config)
7930{
9a935856
DV		 7931 struct intel_encoder *encoder;
7932 struct intel_connector *connector;
85f9eb71
DV		 7933 int count;
7934
85f9eb71 7935 count = 0;
9a935856
DV		 7936 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7937 encoder->new_crtc =
7938 to_intel_crtc(config->save_encoder_crtcs[count++]);
85f9eb71
DV		 7939 }
7940
7941 count = 0;
9a935856
DV		 7942 list_for_each_entry(connector, &dev->mode_config.connector_list, base.head) {
7943 connector->new_encoder =
7944 to_intel_encoder(config->save_connector_encoders[count++]);
85f9eb71
DV		 7945 }
7946}
7947
5e2b584e
DV		 7948static void
7949intel_set_config_compute_mode_changes(struct drm_mode_set *set,
7950 struct intel_set_config *config)
7951{
7952
7953 /* We should be able to check here if the fb has the same properties
7954 * and then just flip_or_move it */
7955 if (set->crtc->fb != set->fb) {
7956 /* If we have no fb then treat it as a full mode set */
7957 if (set->crtc->fb == NULL) {
7958 DRM_DEBUG_KMS("crtc has no fb, full mode set\n");
7959 config->mode_changed = true;
7960 } else if (set->fb == NULL) {
7961 config->mode_changed = true;
7962 } else if (set->fb->depth != set->crtc->fb->depth) {
7963 config->mode_changed = true;
7964 } else if (set->fb->bits_per_pixel !=
7965 set->crtc->fb->bits_per_pixel) {
7966 config->mode_changed = true;
7967 } else
7968 config->fb_changed = true;
7969 }
7970
835c5873 7971 if (set->fb && (set->x != set->crtc->x || set->y != set->crtc->y))
5e2b584e
DV		 7972 config->fb_changed = true;
7973
7974 if (set->mode && !drm_mode_equal(set->mode, &set->crtc->mode)) {
7975 DRM_DEBUG_KMS("modes are different, full mode set\n");
7976 drm_mode_debug_printmodeline(&set->crtc->mode);
7977 drm_mode_debug_printmodeline(set->mode);
7978 config->mode_changed = true;
7979 }
7980}
7981
2e431051 7982static int
9a935856
DV		 7983intel_modeset_stage_output_state(struct drm_device *dev,
7984 struct drm_mode_set *set,
7985 struct intel_set_config *config)
50f56119 7986{
85f9eb71 7987 struct drm_crtc *new_crtc;
9a935856
DV		 7988 struct intel_connector *connector;
7989 struct intel_encoder *encoder;
2e431051 7990 int count, ro;
50f56119 7991
9abdda74 7992 /* The upper layers ensure that we either disable a crtc or have a list
9a935856
DV		 7993 * of connectors. For paranoia, double-check this. */
7994 WARN_ON(!set->fb && (set->num_connectors != 0));
7995 WARN_ON(set->fb && (set->num_connectors == 0));
7996
50f56119 7997 count = 0;
9a935856
DV		 7998 list_for_each_entry(connector, &dev->mode_config.connector_list,
7999 base.head) {
8000 /* Otherwise traverse passed in connector list and get encoders
8001 * for them. */
50f56119 8002 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856
DV		 8003 if (set->connectors[ro] == &connector->base) {
8004 connector->new_encoder = connector->encoder;
50f56119
DV		 8005 break;
8006 }
8007 }
8008
9a935856
DV		 8009 /* If we disable the crtc, disable all its connectors. Also, if
8010 * the connector is on the changing crtc but not on the new
8011 * connector list, disable it. */
8012 if ((!set->fb || ro == set->num_connectors) &&
8013 connector->base.encoder &&
8014 connector->base.encoder->crtc == set->crtc) {
8015 connector->new_encoder = NULL;
8016
8017 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [NOCRTC]\n",
8018 connector->base.base.id,
8019 drm_get_connector_name(&connector->base));
8020 }
8021
8022
8023 if (&connector->new_encoder->base != connector->base.encoder) {
50f56119 8024 DRM_DEBUG_KMS("encoder changed, full mode switch\n");
5e2b584e 8025 config->mode_changed = true;
50f56119
DV		 8026 }
8027 }
9a935856 8028 /* connector->new_encoder is now updated for all connectors. */
50f56119 8029
9a935856 8030 /* Update crtc of enabled connectors. */
50f56119 8031 count = 0;
9a935856
DV		 8032 list_for_each_entry(connector, &dev->mode_config.connector_list,
8033 base.head) {
8034 if (!connector->new_encoder)
50f56119
DV		 8035 continue;
8036
9a935856 8037 new_crtc = connector->new_encoder->base.crtc;
50f56119
DV		 8038
8039 for (ro = 0; ro < set->num_connectors; ro++) {
9a935856 8040 if (set->connectors[ro] == &connector->base)
50f56119
DV		 8041 new_crtc = set->crtc;
8042 }
8043
8044 /* Make sure the new CRTC will work with the encoder */
9a935856
DV		 8045 if (!intel_encoder_crtc_ok(&connector->new_encoder->base,
8046 new_crtc)) {
5e2b584e 8047 return -EINVAL;
50f56119 8048 }
9a935856
DV		 8049 connector->encoder->new_crtc = to_intel_crtc(new_crtc);
8050
8051 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] to [CRTC:%d]\n",
8052 connector->base.base.id,
8053 drm_get_connector_name(&connector->base),
8054 new_crtc->base.id);
8055 }
8056
8057 /* Check for any encoders that needs to be disabled. */
8058 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
8059 base.head) {
8060 list_for_each_entry(connector,
8061 &dev->mode_config.connector_list,
8062 base.head) {
8063 if (connector->new_encoder == encoder) {
8064 WARN_ON(!connector->new_encoder->new_crtc);
8065
8066 goto next_encoder;
8067 }
8068 }
8069 encoder->new_crtc = NULL;
8070next_encoder:
8071 /* Only now check for crtc changes so we don't miss encoders
8072 * that will be disabled. */
8073 if (&encoder->new_crtc->base != encoder->base.crtc) {
50f56119 8074 DRM_DEBUG_KMS("crtc changed, full mode switch\n");
5e2b584e 8075 config->mode_changed = true;
50f56119
DV		 8076 }
8077 }
9a935856 8078 /* Now we've also updated encoder->new_crtc for all encoders. */
50f56119 8079
2e431051
DV		 8080 return 0;
8081}
8082
8083static int intel_crtc_set_config(struct drm_mode_set *set)
8084{
8085 struct drm_device *dev;
2e431051
DV		 8086 struct drm_mode_set save_set;
8087 struct intel_set_config *config;
8088 int ret;
2e431051 8089
8d3e375e
DV		 8090 BUG_ON(!set);
8091 BUG_ON(!set->crtc);
8092 BUG_ON(!set->crtc->helper_private);
2e431051 8093
7e53f3a4
DV		 8094 /* Enforce sane interface api - has been abused by the fb helper. */
8095 BUG_ON(!set->mode && set->fb);
8096 BUG_ON(set->fb && set->num_connectors == 0);
431e50f7 8097
2e431051
DV		 8098 if (set->fb) {
8099 DRM_DEBUG_KMS("[CRTC:%d] [FB:%d] #connectors=%d (x y) (%i %i)\n",
8100 set->crtc->base.id, set->fb->base.id,
8101 (int)set->num_connectors, set->x, set->y);
8102 } else {
8103 DRM_DEBUG_KMS("[CRTC:%d] [NOFB]\n", set->crtc->base.id);
2e431051
DV		 8104 }
8105
8106 dev = set->crtc->dev;
8107
8108 ret = -ENOMEM;
8109 config = kzalloc(sizeof(*config), GFP_KERNEL);
8110 if (!config)
8111 goto out_config;
8112
8113 ret = intel_set_config_save_state(dev, config);
8114 if (ret)
8115 goto out_config;
8116
8117 save_set.crtc = set->crtc;
8118 save_set.mode = &set->crtc->mode;
8119 save_set.x = set->crtc->x;
8120 save_set.y = set->crtc->y;
8121 save_set.fb = set->crtc->fb;
8122
8123 /* Compute whether we need a full modeset, only an fb base update or no
8124 * change at all. In the future we might also check whether only the
8125 * mode changed, e.g. for LVDS where we only change the panel fitter in
8126 * such cases. */
8127 intel_set_config_compute_mode_changes(set, config);
8128
9a935856 8129 ret = intel_modeset_stage_output_state(dev, set, config);
2e431051
DV		 8130 if (ret)
8131 goto fail;
8132
5e2b584e 8133 if (config->mode_changed) {
87f1faa6 8134 if (set->mode) {
50f56119
DV		 8135 DRM_DEBUG_KMS("attempting to set mode from"
8136 " userspace\n");
8137 drm_mode_debug_printmodeline(set->mode);
87f1faa6
DV		 8138 }
8139
c0c36b94
CW		 8140 ret = intel_set_mode(set->crtc, set->mode,
8141 set->x, set->y, set->fb);
8142 if (ret) {
8143 DRM_ERROR("failed to set mode on [CRTC:%d], err = %d\n",
8144 set->crtc->base.id, ret);
87f1faa6
DV		 8145 goto fail;
8146 }
5e2b584e 8147 } else if (config->fb_changed) {
4f660f49 8148 ret = intel_pipe_set_base(set->crtc,
94352cf9 8149 set->x, set->y, set->fb);
50f56119
DV		 8150 }
8151
d9e55608
DV		 8152 intel_set_config_free(config);
8153
50f56119
DV		 8154 return 0;
8155
8156fail:
85f9eb71 8157 intel_set_config_restore_state(dev, config);
50f56119
DV		 8158
8159 /* Try to restore the config */
5e2b584e 8160 if (config->mode_changed &&
c0c36b94
CW		 8161 intel_set_mode(save_set.crtc, save_set.mode,
8162 save_set.x, save_set.y, save_set.fb))
50f56119
DV		 8163 DRM_ERROR("failed to restore config after modeset failure\n");
8164
d9e55608
DV		 8165out_config:
8166 intel_set_config_free(config);
50f56119
DV		 8167 return ret;
8168}
f6e5b160
CW		 8169
8170static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160
CW		 8171 .cursor_set = intel_crtc_cursor_set,
8172 .cursor_move = intel_crtc_cursor_move,
8173 .gamma_set = intel_crtc_gamma_set,
50f56119 8174 .set_config = intel_crtc_set_config,
f6e5b160
CW		 8175 .destroy = intel_crtc_destroy,
8176 .page_flip = intel_crtc_page_flip,
8177};
8178
79f689aa
PZ		 8179static void intel_cpu_pll_init(struct drm_device *dev)
8180{
affa9354 8181 if (HAS_DDI(dev))
79f689aa
PZ		 8182 intel_ddi_pll_init(dev);
8183}
8184
ee7b9f93
JB		 8185static void intel_pch_pll_init(struct drm_device *dev)
8186{
8187 drm_i915_private_t *dev_priv = dev->dev_private;
8188 int i;
8189
8190 if (dev_priv->num_pch_pll == 0) {
8191 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
8192 return;
8193 }
8194
8195 for (i = 0; i < dev_priv->num_pch_pll; i++) {
8196 dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i);
8197 dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i);
8198 dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i);
8199 }
8200}
8201
b358d0a6 8202static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 8203{
22fd0fab 8204 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 8205 struct intel_crtc *intel_crtc;
8206 int i;
8207
8208 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
8209 if (intel_crtc == NULL)
8210 return;
8211
8212 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
8213
8214 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 8215 for (i = 0; i < 256; i++) {
8216 intel_crtc->lut_r[i] = i;
8217 intel_crtc->lut_g[i] = i;
8218 intel_crtc->lut_b[i] = i;
8219 }
8220
80824003
JB		 8221 /* Swap pipes & planes for FBC on pre-965 */
8222 intel_crtc->pipe = pipe;
8223 intel_crtc->plane = pipe;
a5c961d1 8224 intel_crtc->cpu_transcoder = pipe;
e2e767ab 8225 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 8226 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 8227 intel_crtc->plane = !pipe;
80824003
JB		 8228 }
8229
22fd0fab
JB		 8230 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
8231 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
8232 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
8233 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
8234
5a354204 8235 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3 8236
79e53945 8237 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 8238}
8239
08d7b3d1 8240int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 8241 struct drm_file *file)
08d7b3d1 8242{
08d7b3d1 8243 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 8244 struct drm_mode_object *drmmode_obj;
8245 struct intel_crtc *crtc;
08d7b3d1 8246
1cff8f6b
DV		 8247 if (!drm_core_check_feature(dev, DRIVER_MODESET))
8248 return -ENODEV;
08d7b3d1 8249
c05422d5
DV		 8250 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
8251 DRM_MODE_OBJECT_CRTC);
08d7b3d1 8252
c05422d5 8253 if (!drmmode_obj) {
08d7b3d1
CW		 8254 DRM_ERROR("no such CRTC id\n");
8255 return -EINVAL;
8256 }
8257
c05422d5
DV		 8258 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
8259 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 8260
c05422d5 8261 return 0;
08d7b3d1
CW		 8262}
8263
66a9278e 8264static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 8265{
66a9278e
DV		 8266 struct drm_device *dev = encoder->base.dev;
8267 struct intel_encoder *source_encoder;
79e53945 8268 int index_mask = 0;
79e53945
JB		 8269 int entry = 0;
8270
66a9278e
DV		 8271 list_for_each_entry(source_encoder,
8272 &dev->mode_config.encoder_list, base.head) {
8273
8274 if (encoder == source_encoder)
79e53945 8275 index_mask |= (1 << entry);
66a9278e
DV		 8276
8277 /* Intel hw has only one MUX where enocoders could be cloned. */
8278 if (encoder->cloneable && source_encoder->cloneable)
8279 index_mask |= (1 << entry);
8280
79e53945
JB		 8281 entry++;
8282 }
4ef69c7a 8283
79e53945
JB		 8284 return index_mask;
8285}
8286
4d302442
CW		 8287static bool has_edp_a(struct drm_device *dev)
8288{
8289 struct drm_i915_private *dev_priv = dev->dev_private;
8290
8291 if (!IS_MOBILE(dev))
8292 return false;
8293
8294 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
8295 return false;
8296
8297 if (IS_GEN5(dev) &&
8298 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
8299 return false;
8300
8301 return true;
8302}
8303
79e53945
JB		 8304static void intel_setup_outputs(struct drm_device *dev)
8305{
725e30ad 8306 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 8307 struct intel_encoder *encoder;
cb0953d7 8308 bool dpd_is_edp = false;
f3cfcba6 8309 bool has_lvds;
79e53945 8310
f3cfcba6 8311 has_lvds = intel_lvds_init(dev);
c5d1b51d
CW		 8312 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
8313 /* disable the panel fitter on everything but LVDS */
8314 I915_WRITE(PFIT_CONTROL, 0);
8315 }
79e53945 8316
affa9354 8317 if (!(HAS_DDI(dev) && (I915_READ(DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES)))
79935fca 8318 intel_crt_init(dev);
cb0953d7 8319
affa9354 8320 if (HAS_DDI(dev)) {
0e72a5b5
ED		 8321 int found;
8322
8323 /* Haswell uses DDI functions to detect digital outputs */
8324 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
8325 /* DDI A only supports eDP */
8326 if (found)
8327 intel_ddi_init(dev, PORT_A);
8328
8329 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
8330 * register */
8331 found = I915_READ(SFUSE_STRAP);
8332
8333 if (found & SFUSE_STRAP_DDIB_DETECTED)
8334 intel_ddi_init(dev, PORT_B);
8335 if (found & SFUSE_STRAP_DDIC_DETECTED)
8336 intel_ddi_init(dev, PORT_C);
8337 if (found & SFUSE_STRAP_DDID_DETECTED)
8338 intel_ddi_init(dev, PORT_D);
8339 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7 8340 int found;
270b3042
DV		 8341 dpd_is_edp = intel_dpd_is_edp(dev);
8342
8343 if (has_edp_a(dev))
8344 intel_dp_init(dev, DP_A, PORT_A);
cb0953d7 8345
30ad48b7 8346 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca 8347 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 8348 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 8349 if (!found)
08d644ad 8350 intel_hdmi_init(dev, HDMIB, PORT_B);
5eb08b69 8351 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 8352 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 8353 }
8354
8355 if (I915_READ(HDMIC) & PORT_DETECTED)
08d644ad 8356 intel_hdmi_init(dev, HDMIC, PORT_C);
30ad48b7 8357
b708a1d5 8358 if (!dpd_is_edp && I915_READ(HDMID) & PORT_DETECTED)
08d644ad 8359 intel_hdmi_init(dev, HDMID, PORT_D);
30ad48b7 8360
5eb08b69 8361 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 8362 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 8363
270b3042 8364 if (I915_READ(PCH_DP_D) & DP_DETECTED)
ab9d7c30 8365 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d 8366 } else if (IS_VALLEYVIEW(dev)) {
19c03924 8367 /* Check for built-in panel first. Shares lanes with HDMI on SDVOC */
67cfc203
VS		 8368 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED)
8369 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C);
19c03924 8370
67cfc203
VS		 8371 if (I915_READ(VLV_DISPLAY_BASE + SDVOB) & PORT_DETECTED) {
8372 intel_hdmi_init(dev, VLV_DISPLAY_BASE + SDVOB, PORT_B);
8373 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED)
8374 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
4a87d65d
JB		 8375 }
8376
67cfc203
VS		 8377 if (I915_READ(VLV_DISPLAY_BASE + SDVOC) & PORT_DETECTED)
8378 intel_hdmi_init(dev, VLV_DISPLAY_BASE + SDVOC, PORT_C);
5eb08b69 8379
103a196f 8380 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 8381 bool found = false;
7d57382e 8382
725e30ad 8383 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 8384 DRM_DEBUG_KMS("probing SDVOB\n");
eef4eacb 8385 found = intel_sdvo_init(dev, SDVOB, true);
b01f2c3a
JB		 8386 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
8387 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
08d644ad 8388 intel_hdmi_init(dev, SDVOB, PORT_B);
b01f2c3a 8389 }
27185ae1 8390
b01f2c3a
JB		 8391 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
8392 DRM_DEBUG_KMS("probing DP_B\n");
ab9d7c30 8393 intel_dp_init(dev, DP_B, PORT_B);
b01f2c3a 8394 }
725e30ad 8395 }
13520b05
KH		 8396
8397 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 8398
b01f2c3a
JB		 8399 if (I915_READ(SDVOB) & SDVO_DETECTED) {
8400 DRM_DEBUG_KMS("probing SDVOC\n");
eef4eacb 8401 found = intel_sdvo_init(dev, SDVOC, false);
b01f2c3a 8402 }
27185ae1
ML		 8403
8404 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
8405
b01f2c3a
JB		 8406 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
8407 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
08d644ad 8408 intel_hdmi_init(dev, SDVOC, PORT_C);
b01f2c3a
JB		 8409 }
8410 if (SUPPORTS_INTEGRATED_DP(dev)) {
8411 DRM_DEBUG_KMS("probing DP_C\n");
ab9d7c30 8412 intel_dp_init(dev, DP_C, PORT_C);
b01f2c3a 8413 }
725e30ad 8414 }
27185ae1 8415
b01f2c3a
JB		 8416 if (SUPPORTS_INTEGRATED_DP(dev) &&
8417 (I915_READ(DP_D) & DP_DETECTED)) {
8418 DRM_DEBUG_KMS("probing DP_D\n");
ab9d7c30 8419 intel_dp_init(dev, DP_D, PORT_D);
b01f2c3a 8420 }
bad720ff 8421 } else if (IS_GEN2(dev))
79e53945
JB		 8422 intel_dvo_init(dev);
8423
103a196f 8424 if (SUPPORTS_TV(dev))
79e53945
JB		 8425 intel_tv_init(dev);
8426
4ef69c7a
CW		 8427 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
8428 encoder->base.possible_crtcs = encoder->crtc_mask;
8429 encoder->base.possible_clones =
66a9278e 8430 intel_encoder_clones(encoder);
79e53945 8431 }
47356eb6 8432
dde86e2d 8433 intel_init_pch_refclk(dev);
270b3042
DV		 8434
8435 drm_helper_move_panel_connectors_to_head(dev);
79e53945
JB		 8436}
8437
8438static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
8439{
8440 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 8441
8442 drm_framebuffer_cleanup(fb);
05394f39 8443 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 8444
8445 kfree(intel_fb);
8446}
8447
8448static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 8449 struct drm_file *file,
79e53945
JB		 8450 unsigned int *handle)
8451{
8452 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 8453 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 8454
05394f39 8455 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 8456}
8457
8458static const struct drm_framebuffer_funcs intel_fb_funcs = {
8459 .destroy = intel_user_framebuffer_destroy,
8460 .create_handle = intel_user_framebuffer_create_handle,
8461};
8462
38651674
DA		 8463int intel_framebuffer_init(struct drm_device *dev,
8464 struct intel_framebuffer *intel_fb,
308e5bcb 8465 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 8466 struct drm_i915_gem_object *obj)
79e53945 8467{
79e53945
JB		 8468 int ret;
8469
c16ed4be
CW		 8470 if (obj->tiling_mode == I915_TILING_Y) {
8471 DRM_DEBUG("hardware does not support tiling Y\n");
57cd6508 8472 return -EINVAL;
c16ed4be 8473 }
57cd6508 8474
c16ed4be
CW		 8475 if (mode_cmd->pitches[0] & 63) {
8476 DRM_DEBUG("pitch (%d) must be at least 64 byte aligned\n",
8477 mode_cmd->pitches[0]);
57cd6508 8478 return -EINVAL;
c16ed4be 8479 }
57cd6508 8480
5d7bd705 8481 /* FIXME <= Gen4 stride limits are bit unclear */
c16ed4be
CW		 8482 if (mode_cmd->pitches[0] > 32768) {
8483 DRM_DEBUG("pitch (%d) must be at less than 32768\n",
8484 mode_cmd->pitches[0]);
5d7bd705 8485 return -EINVAL;
c16ed4be 8486 }
5d7bd705
VS		 8487
8488 if (obj->tiling_mode != I915_TILING_NONE &&
c16ed4be
CW		 8489 mode_cmd->pitches[0] != obj->stride) {
8490 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
8491 mode_cmd->pitches[0], obj->stride);
5d7bd705 8492 return -EINVAL;
c16ed4be 8493 }
5d7bd705 8494
57779d06 8495 /* Reject formats not supported by any plane early. */
308e5bcb 8496 switch (mode_cmd->pixel_format) {
57779d06 8497 case DRM_FORMAT_C8:
04b3924d
VS		 8498 case DRM_FORMAT_RGB565:
8499 case DRM_FORMAT_XRGB8888:
8500 case DRM_FORMAT_ARGB8888:
57779d06
VS		 8501 break;
8502 case DRM_FORMAT_XRGB1555:
8503 case DRM_FORMAT_ARGB1555:
c16ed4be
CW		 8504 if (INTEL_INFO(dev)->gen > 3) {
8505 DRM_DEBUG("invalid format: 0x%08x\n", mode_cmd->pixel_format);
57779d06 8506 return -EINVAL;
c16ed4be 8507 }
57779d06
VS		 8508 break;
8509 case DRM_FORMAT_XBGR8888:
8510 case DRM_FORMAT_ABGR8888:
04b3924d
VS		 8511 case DRM_FORMAT_XRGB2101010:
8512 case DRM_FORMAT_ARGB2101010:
57779d06
VS		 8513 case DRM_FORMAT_XBGR2101010:
8514 case DRM_FORMAT_ABGR2101010:
c16ed4be
CW		 8515 if (INTEL_INFO(dev)->gen < 4) {
8516 DRM_DEBUG("invalid format: 0x%08x\n", mode_cmd->pixel_format);
57779d06 8517 return -EINVAL;
c16ed4be 8518 }
b5626747 8519 break;
04b3924d
VS		 8520 case DRM_FORMAT_YUYV:
8521 case DRM_FORMAT_UYVY:
8522 case DRM_FORMAT_YVYU:
8523 case DRM_FORMAT_VYUY:
c16ed4be
CW		 8524 if (INTEL_INFO(dev)->gen < 5) {
8525 DRM_DEBUG("invalid format: 0x%08x\n", mode_cmd->pixel_format);
57779d06 8526 return -EINVAL;
c16ed4be 8527 }
57cd6508
CW		 8528 break;
8529 default:
c16ed4be 8530 DRM_DEBUG("unsupported pixel format 0x%08x\n", mode_cmd->pixel_format);
57cd6508
CW		 8531 return -EINVAL;
8532 }
8533
90f9a336
VS		 8534 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
8535 if (mode_cmd->offsets[0] != 0)
8536 return -EINVAL;
8537
c7d73f6a
DV		 8538 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
8539 intel_fb->obj = obj;
8540
79e53945
JB		 8541 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
8542 if (ret) {
8543 DRM_ERROR("framebuffer init failed %d\n", ret);
8544 return ret;
8545 }
8546
79e53945
JB		 8547 return 0;
8548}
8549
79e53945
JB		 8550static struct drm_framebuffer *
8551intel_user_framebuffer_create(struct drm_device *dev,
8552 struct drm_file *filp,
308e5bcb 8553 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 8554{
05394f39 8555 struct drm_i915_gem_object *obj;
79e53945 8556
308e5bcb
JB		 8557 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
8558 mode_cmd->handles[0]));
c8725226 8559 if (&obj->base == NULL)
cce13ff7 8560 return ERR_PTR(-ENOENT);
79e53945 8561
d2dff872 8562 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 8563}
8564
79e53945 8565static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 8566 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 8567 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 8568};
8569
e70236a8
JB		 8570/* Set up chip specific display functions */
8571static void intel_init_display(struct drm_device *dev)
8572{
8573 struct drm_i915_private *dev_priv = dev->dev_private;
8574
8575 /* We always want a DPMS function */
affa9354 8576 if (HAS_DDI(dev)) {
09b4ddf9 8577 dev_priv->display.crtc_mode_set = haswell_crtc_mode_set;
4f771f10
PZ		 8578 dev_priv->display.crtc_enable = haswell_crtc_enable;
8579 dev_priv->display.crtc_disable = haswell_crtc_disable;
6441ab5f 8580 dev_priv->display.off = haswell_crtc_off;
09b4ddf9
PZ		 8581 dev_priv->display.update_plane = ironlake_update_plane;
8582 } else if (HAS_PCH_SPLIT(dev)) {
f564048e 8583 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 8584 dev_priv->display.crtc_enable = ironlake_crtc_enable;
8585 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 8586 dev_priv->display.off = ironlake_crtc_off;
17638cd6 8587 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 8588 } else {
f564048e 8589 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 8590 dev_priv->display.crtc_enable = i9xx_crtc_enable;
8591 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 8592 dev_priv->display.off = i9xx_crtc_off;
17638cd6 8593 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 8594 }
e70236a8 8595
e70236a8 8596 /* Returns the core display clock speed */
25eb05fc
JB		 8597 if (IS_VALLEYVIEW(dev))
8598 dev_priv->display.get_display_clock_speed =
8599 valleyview_get_display_clock_speed;
8600 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 8601 dev_priv->display.get_display_clock_speed =
8602 i945_get_display_clock_speed;
8603 else if (IS_I915G(dev))
8604 dev_priv->display.get_display_clock_speed =
8605 i915_get_display_clock_speed;
f2b115e6 8606 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 8607 dev_priv->display.get_display_clock_speed =
8608 i9xx_misc_get_display_clock_speed;
8609 else if (IS_I915GM(dev))
8610 dev_priv->display.get_display_clock_speed =
8611 i915gm_get_display_clock_speed;
8612 else if (IS_I865G(dev))
8613 dev_priv->display.get_display_clock_speed =
8614 i865_get_display_clock_speed;
f0f8a9ce 8615 else if (IS_I85X(dev))
e70236a8
JB		 8616 dev_priv->display.get_display_clock_speed =
8617 i855_get_display_clock_speed;
8618 else /* 852, 830 */
8619 dev_priv->display.get_display_clock_speed =
8620 i830_get_display_clock_speed;
8621
7f8a8569 8622 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 8623 if (IS_GEN5(dev)) {
674cf967 8624 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 8625 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 8626 } else if (IS_GEN6(dev)) {
674cf967 8627 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 8628 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 8629 } else if (IS_IVYBRIDGE(dev)) {
8630 /* FIXME: detect B0+ stepping and use auto training */
8631 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 8632 dev_priv->display.write_eld = ironlake_write_eld;
01a415fd
DV		 8633 dev_priv->display.modeset_global_resources =
8634 ivb_modeset_global_resources;
c82e4d26
ED		 8635 } else if (IS_HASWELL(dev)) {
8636 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 8637 dev_priv->display.write_eld = haswell_write_eld;
d6dd9eb1
DV		 8638 dev_priv->display.modeset_global_resources =
8639 haswell_modeset_global_resources;
a0e63c22 8640 }
6067aaea 8641 } else if (IS_G4X(dev)) {
e0dac65e 8642 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 8643 }
8c9f3aaf
JB		 8644
8645 /* Default just returns -ENODEV to indicate unsupported */
8646 dev_priv->display.queue_flip = intel_default_queue_flip;
8647
8648 switch (INTEL_INFO(dev)->gen) {
8649 case 2:
8650 dev_priv->display.queue_flip = intel_gen2_queue_flip;
8651 break;
8652
8653 case 3:
8654 dev_priv->display.queue_flip = intel_gen3_queue_flip;
8655 break;
8656
8657 case 4:
8658 case 5:
8659 dev_priv->display.queue_flip = intel_gen4_queue_flip;
8660 break;
8661
8662 case 6:
8663 dev_priv->display.queue_flip = intel_gen6_queue_flip;
8664 break;
7c9017e5
JB		 8665 case 7:
8666 dev_priv->display.queue_flip = intel_gen7_queue_flip;
8667 break;
8c9f3aaf 8668 }
e70236a8
JB		 8669}
8670
b690e96c
JB		 8671/*
8672 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
8673 * resume, or other times. This quirk makes sure that's the case for
8674 * affected systems.
8675 */
0206e353 8676static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 8677{
8678 struct drm_i915_private *dev_priv = dev->dev_private;
8679
8680 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 8681 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 8682}
8683
435793df
KP		 8684/*
8685 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
8686 */
8687static void quirk_ssc_force_disable(struct drm_device *dev)
8688{
8689 struct drm_i915_private *dev_priv = dev->dev_private;
8690 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 8691 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 8692}
8693
4dca20ef 8694/*
5a15ab5b
CE		 8695 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
8696 * brightness value
4dca20ef
CE		 8697 */
8698static void quirk_invert_brightness(struct drm_device *dev)
8699{
8700 struct drm_i915_private *dev_priv = dev->dev_private;
8701 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 8702 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 8703}
8704
b690e96c
JB		 8705struct intel_quirk {
8706 int device;
8707 int subsystem_vendor;
8708 int subsystem_device;
8709 void (*hook)(struct drm_device *dev);
8710};
8711
5f85f176
EE		 8712/* For systems that don't have a meaningful PCI subdevice/subvendor ID */
8713struct intel_dmi_quirk {
8714 void (*hook)(struct drm_device *dev);
8715 const struct dmi_system_id (*dmi_id_list)[];
8716};
8717
8718static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
8719{
8720 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
8721 return 1;
8722}
8723
8724static const struct intel_dmi_quirk intel_dmi_quirks[] = {
8725 {
8726 .dmi_id_list = &(const struct dmi_system_id[]) {
8727 {
8728 .callback = intel_dmi_reverse_brightness,
8729 .ident = "NCR Corporation",
8730 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
8731 DMI_MATCH(DMI_PRODUCT_NAME, ""),
8732 },
8733 },
8734 { } /* terminating entry */
8735 },
8736 .hook = quirk_invert_brightness,
8737 },
8738};
8739
c43b5634 8740static struct intel_quirk intel_quirks[] = {
b690e96c 8741 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 8742 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 8743
b690e96c
JB		 8744 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
8745 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
8746
b690e96c
JB		 8747 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
8748 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
8749
ccd0d36e 8750 /* 830/845 need to leave pipe A & dpll A up */
b690e96c 8751 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 8752 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 8753
8754 /* Lenovo U160 cannot use SSC on LVDS */
8755 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 8756
8757 /* Sony Vaio Y cannot use SSC on LVDS */
8758 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 8759
8760 /* Acer Aspire 5734Z must invert backlight brightness */
8761 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
1ffff603
JN		 8762
8763 /* Acer/eMachines G725 */
8764 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
01e3a8fe
JN		 8765
8766 /* Acer/eMachines e725 */
8767 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
5559ecad
JN		 8768
8769 /* Acer/Packard Bell NCL20 */
8770 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
ac4199e0
DV		 8771
8772 /* Acer Aspire 4736Z */
8773 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
b690e96c
JB		 8774};
8775
8776static void intel_init_quirks(struct drm_device *dev)
8777{
8778 struct pci_dev *d = dev->pdev;
8779 int i;
8780
8781 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
8782 struct intel_quirk *q = &intel_quirks[i];
8783
8784 if (d->device == q->device &&
8785 (d->subsystem_vendor == q->subsystem_vendor ||
8786 q->subsystem_vendor == PCI_ANY_ID) &&
8787 (d->subsystem_device == q->subsystem_device ||
8788 q->subsystem_device == PCI_ANY_ID))
8789 q->hook(dev);
8790 }
5f85f176
EE		 8791 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
8792 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
8793 intel_dmi_quirks[i].hook(dev);
8794 }
b690e96c
JB		 8795}
8796
9cce37f4
JB		 8797/* Disable the VGA plane that we never use */
8798static void i915_disable_vga(struct drm_device *dev)
8799{
8800 struct drm_i915_private *dev_priv = dev->dev_private;
8801 u8 sr1;
766aa1c4 8802 u32 vga_reg = i915_vgacntrl_reg(dev);
9cce37f4
JB		 8803
8804 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 8805 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 8806 sr1 = inb(VGA_SR_DATA);
8807 outb(sr1 | 1<<5, VGA_SR_DATA);
8808 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
8809 udelay(300);
8810
8811 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
8812 POSTING_READ(vga_reg);
8813}
8814
f817586c
DV		 8815void intel_modeset_init_hw(struct drm_device *dev)
8816{
fa42e23c 8817 intel_init_power_well(dev);
0232e927 8818
a8f78b58
ED		 8819 intel_prepare_ddi(dev);
8820
f817586c
DV		 8821 intel_init_clock_gating(dev);
8822
79f5b2c7 8823 mutex_lock(&dev->struct_mutex);
8090c6b9 8824 intel_enable_gt_powersave(dev);
79f5b2c7 8825 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 8826}
8827
79e53945
JB		 8828void intel_modeset_init(struct drm_device *dev)
8829{
652c393a 8830 struct drm_i915_private *dev_priv = dev->dev_private;
b840d907 8831 int i, ret;
79e53945
JB		 8832
8833 drm_mode_config_init(dev);
8834
8835 dev->mode_config.min_width = 0;
8836 dev->mode_config.min_height = 0;
8837
019d96cb
DA		 8838 dev->mode_config.preferred_depth = 24;
8839 dev->mode_config.prefer_shadow = 1;
8840
e6ecefaa 8841 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 8842
b690e96c
JB		 8843 intel_init_quirks(dev);
8844
1fa61106
ED		 8845 intel_init_pm(dev);
8846
e70236a8
JB		 8847 intel_init_display(dev);
8848
a6c45cf0
CW		 8849 if (IS_GEN2(dev)) {
8850 dev->mode_config.max_width = 2048;
8851 dev->mode_config.max_height = 2048;
8852 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 8853 dev->mode_config.max_width = 4096;
8854 dev->mode_config.max_height = 4096;
79e53945 8855 } else {
a6c45cf0
CW		 8856 dev->mode_config.max_width = 8192;
8857 dev->mode_config.max_height = 8192;
79e53945 8858 }
5d4545ae 8859 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
79e53945 8860
28c97730 8861 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 8862 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 8863
a3524f1b 8864 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945 8865 intel_crtc_init(dev, i);
00c2064b
JB		 8866 ret = intel_plane_init(dev, i);
8867 if (ret)
8868 DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret);
79e53945
JB		 8869 }
8870
79f689aa 8871 intel_cpu_pll_init(dev);
ee7b9f93
JB		 8872 intel_pch_pll_init(dev);
8873
9cce37f4
JB		 8874 /* Just disable it once at startup */
8875 i915_disable_vga(dev);
79e53945 8876 intel_setup_outputs(dev);
11be49eb
CW		 8877
8878 /* Just in case the BIOS is doing something questionable. */
8879 intel_disable_fbc(dev);
2c7111db
CW		 8880}
8881
24929352
DV		 8882static void
8883intel_connector_break_all_links(struct intel_connector *connector)
8884{
8885 connector->base.dpms = DRM_MODE_DPMS_OFF;
8886 connector->base.encoder = NULL;
8887 connector->encoder->connectors_active = false;
8888 connector->encoder->base.crtc = NULL;
8889}
8890
7fad798e
DV		 8891static void intel_enable_pipe_a(struct drm_device *dev)
8892{
8893 struct intel_connector *connector;
8894 struct drm_connector *crt = NULL;
8895 struct intel_load_detect_pipe load_detect_temp;
8896
8897 /* We can't just switch on the pipe A, we need to set things up with a
8898 * proper mode and output configuration. As a gross hack, enable pipe A
8899 * by enabling the load detect pipe once. */
8900 list_for_each_entry(connector,
8901 &dev->mode_config.connector_list,
8902 base.head) {
8903 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
8904 crt = &connector->base;
8905 break;
8906 }
8907 }
8908
8909 if (!crt)
8910 return;
8911
8912 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp))
8913 intel_release_load_detect_pipe(crt, &load_detect_temp);
8914
652c393a 8915
7fad798e
DV		 8916}
8917
fa555837
DV		 8918static bool
8919intel_check_plane_mapping(struct intel_crtc *crtc)
8920{
8921 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
8922 u32 reg, val;
8923
8924 if (dev_priv->num_pipe == 1)
8925 return true;
8926
8927 reg = DSPCNTR(!crtc->plane);
8928 val = I915_READ(reg);
8929
8930 if ((val & DISPLAY_PLANE_ENABLE) &&
8931 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
8932 return false;
8933
8934 return true;
8935}
8936
24929352
DV		 8937static void intel_sanitize_crtc(struct intel_crtc *crtc)
8938{
8939 struct drm_device *dev = crtc->base.dev;
8940 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837 8941 u32 reg;
24929352 8942
24929352 8943 /* Clear any frame start delays used for debugging left by the BIOS */
702e7a56 8944 reg = PIPECONF(crtc->cpu_transcoder);
24929352
DV		 8945 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
8946
8947 /* We need to sanitize the plane -> pipe mapping first because this will
fa555837
DV		 8948 * disable the crtc (and hence change the state) if it is wrong. Note
8949 * that gen4+ has a fixed plane -> pipe mapping. */
8950 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
24929352
DV		 8951 struct intel_connector *connector;
8952 bool plane;
8953
24929352
DV		 8954 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
8955 crtc->base.base.id);
8956
8957 /* Pipe has the wrong plane attached and the plane is active.
8958 * Temporarily change the plane mapping and disable everything
8959 * ... */
8960 plane = crtc->plane;
8961 crtc->plane = !plane;
8962 dev_priv->display.crtc_disable(&crtc->base);
8963 crtc->plane = plane;
8964
8965 /* ... and break all links. */
8966 list_for_each_entry(connector, &dev->mode_config.connector_list,
8967 base.head) {
8968 if (connector->encoder->base.crtc != &crtc->base)
8969 continue;
8970
8971 intel_connector_break_all_links(connector);
8972 }
8973
8974 WARN_ON(crtc->active);
8975 crtc->base.enabled = false;
8976 }
24929352 8977
7fad798e
DV		 8978 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
8979 crtc->pipe == PIPE_A && !crtc->active) {
8980 /* BIOS forgot to enable pipe A, this mostly happens after
8981 * resume. Force-enable the pipe to fix this, the update_dpms
8982 * call below we restore the pipe to the right state, but leave
8983 * the required bits on. */
8984 intel_enable_pipe_a(dev);
8985 }
8986
24929352
DV		 8987 /* Adjust the state of the output pipe according to whether we
8988 * have active connectors/encoders. */
8989 intel_crtc_update_dpms(&crtc->base);
8990
8991 if (crtc->active != crtc->base.enabled) {
8992 struct intel_encoder *encoder;
8993
8994 /* This can happen either due to bugs in the get_hw_state
8995 * functions or because the pipe is force-enabled due to the
8996 * pipe A quirk. */
8997 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
8998 crtc->base.base.id,
8999 crtc->base.enabled ? "enabled" : "disabled",
9000 crtc->active ? "enabled" : "disabled");
9001
9002 crtc->base.enabled = crtc->active;
9003
9004 /* Because we only establish the connector -> encoder ->
9005 * crtc links if something is active, this means the
9006 * crtc is now deactivated. Break the links. connector
9007 * -> encoder links are only establish when things are
9008 * actually up, hence no need to break them. */
9009 WARN_ON(crtc->active);
9010
9011 for_each_encoder_on_crtc(dev, &crtc->base, encoder) {
9012 WARN_ON(encoder->connectors_active);
9013 encoder->base.crtc = NULL;
9014 }
9015 }
9016}
9017
9018static void intel_sanitize_encoder(struct intel_encoder *encoder)
9019{
9020 struct intel_connector *connector;
9021 struct drm_device *dev = encoder->base.dev;
9022
9023 /* We need to check both for a crtc link (meaning that the
9024 * encoder is active and trying to read from a pipe) and the
9025 * pipe itself being active. */
9026 bool has_active_crtc = encoder->base.crtc &&
9027 to_intel_crtc(encoder->base.crtc)->active;
9028
9029 if (encoder->connectors_active && !has_active_crtc) {
9030 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
9031 encoder->base.base.id,
9032 drm_get_encoder_name(&encoder->base));
9033
9034 /* Connector is active, but has no active pipe. This is
9035 * fallout from our resume register restoring. Disable
9036 * the encoder manually again. */
9037 if (encoder->base.crtc) {
9038 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
9039 encoder->base.base.id,
9040 drm_get_encoder_name(&encoder->base));
9041 encoder->disable(encoder);
9042 }
9043
9044 /* Inconsistent output/port/pipe state happens presumably due to
9045 * a bug in one of the get_hw_state functions. Or someplace else
9046 * in our code, like the register restore mess on resume. Clamp
9047 * things to off as a safer default. */
9048 list_for_each_entry(connector,
9049 &dev->mode_config.connector_list,
9050 base.head) {
9051 if (connector->encoder != encoder)
9052 continue;
9053
9054 intel_connector_break_all_links(connector);
9055 }
9056 }
9057 /* Enabled encoders without active connectors will be fixed in
9058 * the crtc fixup. */
9059}
9060
44cec740 9061void i915_redisable_vga(struct drm_device *dev)
0fde901f
KM		 9062{
9063 struct drm_i915_private *dev_priv = dev->dev_private;
766aa1c4 9064 u32 vga_reg = i915_vgacntrl_reg(dev);
0fde901f
KM		 9065
9066 if (I915_READ(vga_reg) != VGA_DISP_DISABLE) {
9067 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
209d5211 9068 i915_disable_vga(dev);
0fde901f
KM		 9069 }
9070}
9071
24929352
DV		 9072/* Scan out the current hw modeset state, sanitizes it and maps it into the drm
9073 * and i915 state tracking structures. */
45e2b5f6
DV		 9074void intel_modeset_setup_hw_state(struct drm_device *dev,
9075 bool force_restore)
24929352
DV		 9076{
9077 struct drm_i915_private *dev_priv = dev->dev_private;
9078 enum pipe pipe;
9079 u32 tmp;
9080 struct intel_crtc *crtc;
9081 struct intel_encoder *encoder;
9082 struct intel_connector *connector;
9083
affa9354 9084 if (HAS_DDI(dev)) {
e28d54cb
PZ		 9085 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
9086
9087 if (tmp & TRANS_DDI_FUNC_ENABLE) {
9088 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
9089 case TRANS_DDI_EDP_INPUT_A_ON:
9090 case TRANS_DDI_EDP_INPUT_A_ONOFF:
9091 pipe = PIPE_A;
9092 break;
9093 case TRANS_DDI_EDP_INPUT_B_ONOFF:
9094 pipe = PIPE_B;
9095 break;
9096 case TRANS_DDI_EDP_INPUT_C_ONOFF:
9097 pipe = PIPE_C;
9098 break;
9099 }
9100
9101 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
9102 crtc->cpu_transcoder = TRANSCODER_EDP;
9103
9104 DRM_DEBUG_KMS("Pipe %c using transcoder EDP\n",
9105 pipe_name(pipe));
9106 }
9107 }
9108
24929352
DV		 9109 for_each_pipe(pipe) {
9110 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
9111
702e7a56 9112 tmp = I915_READ(PIPECONF(crtc->cpu_transcoder));
24929352
DV		 9113 if (tmp & PIPECONF_ENABLE)
9114 crtc->active = true;
9115 else
9116 crtc->active = false;
9117
9118 crtc->base.enabled = crtc->active;
9119
9120 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
9121 crtc->base.base.id,
9122 crtc->active ? "enabled" : "disabled");
9123 }
9124
affa9354 9125 if (HAS_DDI(dev))
6441ab5f
PZ		 9126 intel_ddi_setup_hw_pll_state(dev);
9127
24929352
DV		 9128 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9129 base.head) {
9130 pipe = 0;
9131
9132 if (encoder->get_hw_state(encoder, &pipe)) {
9133 encoder->base.crtc =
9134 dev_priv->pipe_to_crtc_mapping[pipe];
9135 } else {
9136 encoder->base.crtc = NULL;
9137 }
9138
9139 encoder->connectors_active = false;
9140 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe=%i\n",
9141 encoder->base.base.id,
9142 drm_get_encoder_name(&encoder->base),
9143 encoder->base.crtc ? "enabled" : "disabled",
9144 pipe);
9145 }
9146
9147 list_for_each_entry(connector, &dev->mode_config.connector_list,
9148 base.head) {
9149 if (connector->get_hw_state(connector)) {
9150 connector->base.dpms = DRM_MODE_DPMS_ON;
9151 connector->encoder->connectors_active = true;
9152 connector->base.encoder = &connector->encoder->base;
9153 } else {
9154 connector->base.dpms = DRM_MODE_DPMS_OFF;
9155 connector->base.encoder = NULL;
9156 }
9157 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
9158 connector->base.base.id,
9159 drm_get_connector_name(&connector->base),
9160 connector->base.encoder ? "enabled" : "disabled");
9161 }
9162
9163 /* HW state is read out, now we need to sanitize this mess. */
9164 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
9165 base.head) {
9166 intel_sanitize_encoder(encoder);
9167 }
9168
9169 for_each_pipe(pipe) {
9170 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
9171 intel_sanitize_crtc(crtc);
9172 }
9a935856 9173
45e2b5f6
DV		 9174 if (force_restore) {
9175 for_each_pipe(pipe) {
c0c36b94 9176 intel_crtc_restore_mode(dev_priv->pipe_to_crtc_mapping[pipe]);
45e2b5f6 9177 }
0fde901f
KM		 9178
9179 i915_redisable_vga(dev);
45e2b5f6
DV		 9180 } else {
9181 intel_modeset_update_staged_output_state(dev);
9182 }
8af6cf88
DV		 9183
9184 intel_modeset_check_state(dev);
2e938892
DV		 9185
9186 drm_mode_config_reset(dev);
2c7111db
CW		 9187}
9188
9189void intel_modeset_gem_init(struct drm_device *dev)
9190{
1833b134 9191 intel_modeset_init_hw(dev);
02e792fb
DV		 9192
9193 intel_setup_overlay(dev);
24929352 9194
45e2b5f6 9195 intel_modeset_setup_hw_state(dev, false);
79e53945
JB		 9196}
9197
9198void intel_modeset_cleanup(struct drm_device *dev)
9199{
652c393a
JB		 9200 struct drm_i915_private *dev_priv = dev->dev_private;
9201 struct drm_crtc *crtc;
9202 struct intel_crtc *intel_crtc;
9203
f87ea761 9204 drm_kms_helper_poll_fini(dev);
652c393a
JB		 9205 mutex_lock(&dev->struct_mutex);
9206
723bfd70
JB		 9207 intel_unregister_dsm_handler();
9208
9209
652c393a
JB		 9210 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
9211 /* Skip inactive CRTCs */
9212 if (!crtc->fb)
9213 continue;
9214
9215 intel_crtc = to_intel_crtc(crtc);
3dec0095 9216 intel_increase_pllclock(crtc);
652c393a
JB		 9217 }
9218
973d04f9 9219 intel_disable_fbc(dev);
e70236a8 9220
8090c6b9 9221 intel_disable_gt_powersave(dev);
0cdab21f 9222
930ebb46
DV		 9223 ironlake_teardown_rc6(dev);
9224
57f350b6
JB		 9225 if (IS_VALLEYVIEW(dev))
9226 vlv_init_dpio(dev);
9227
69341a5e
KH		 9228 mutex_unlock(&dev->struct_mutex);
9229
6c0d9350
DV		 9230 /* Disable the irq before mode object teardown, for the irq might
9231 * enqueue unpin/hotplug work. */
9232 drm_irq_uninstall(dev);
9233 cancel_work_sync(&dev_priv->hotplug_work);
c6a828d3 9234 cancel_work_sync(&dev_priv->rps.work);
6c0d9350 9235
1630fe75
CW		 9236 /* flush any delayed tasks or pending work */
9237 flush_scheduled_work();
9238
79e53945 9239 drm_mode_config_cleanup(dev);
4d7bb011
DV		 9240
9241 intel_cleanup_overlay(dev);
79e53945
JB		 9242}
9243
f1c79df3
ZW		 9244/*
9245 * Return which encoder is currently attached for connector.
9246 */
df0e9248 9247struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 9248{
df0e9248
CW		 9249 return &intel_attached_encoder(connector)->base;
9250}
f1c79df3 9251
df0e9248
CW		 9252void intel_connector_attach_encoder(struct intel_connector *connector,
9253 struct intel_encoder *encoder)
9254{
9255 connector->encoder = encoder;
9256 drm_mode_connector_attach_encoder(&connector->base,
9257 &encoder->base);
79e53945 9258}
28d52043
DA		 9259
9260/*
9261 * set vga decode state - true == enable VGA decode
9262 */
9263int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
9264{
9265 struct drm_i915_private *dev_priv = dev->dev_private;
9266 u16 gmch_ctrl;
9267
9268 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
9269 if (state)
9270 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
9271 else
9272 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
9273 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
9274 return 0;
9275}
c4a1d9e4
CW		 9276
9277#ifdef CONFIG_DEBUG_FS
9278#include <linux/seq_file.h>
9279
9280struct intel_display_error_state {
9281 struct intel_cursor_error_state {
9282 u32 control;
9283 u32 position;
9284 u32 base;
9285 u32 size;
52331309 9286 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 9287
9288 struct intel_pipe_error_state {
9289 u32 conf;
9290 u32 source;
9291
9292 u32 htotal;
9293 u32 hblank;
9294 u32 hsync;
9295 u32 vtotal;
9296 u32 vblank;
9297 u32 vsync;
52331309 9298 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 9299
9300 struct intel_plane_error_state {
9301 u32 control;
9302 u32 stride;
9303 u32 size;
9304 u32 pos;
9305 u32 addr;
9306 u32 surface;
9307 u32 tile_offset;
52331309 9308 } plane[I915_MAX_PIPES];
c4a1d9e4
CW		 9309};
9310
9311struct intel_display_error_state *
9312intel_display_capture_error_state(struct drm_device *dev)
9313{
0206e353 9314 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4 9315 struct intel_display_error_state *error;
702e7a56 9316 enum transcoder cpu_transcoder;
c4a1d9e4
CW		 9317 int i;
9318
9319 error = kmalloc(sizeof(*error), GFP_ATOMIC);
9320 if (error == NULL)
9321 return NULL;
9322
52331309 9323 for_each_pipe(i) {
702e7a56
PZ		 9324 cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv, i);
9325
c4a1d9e4
CW		 9326 error->cursor[i].control = I915_READ(CURCNTR(i));
9327 error->cursor[i].position = I915_READ(CURPOS(i));
9328 error->cursor[i].base = I915_READ(CURBASE(i));
9329
9330 error->plane[i].control = I915_READ(DSPCNTR(i));
9331 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
9332 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 9333 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 9334 error->plane[i].addr = I915_READ(DSPADDR(i));
9335 if (INTEL_INFO(dev)->gen >= 4) {
9336 error->plane[i].surface = I915_READ(DSPSURF(i));
9337 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
9338 }
9339
702e7a56 9340 error->pipe[i].conf = I915_READ(PIPECONF(cpu_transcoder));
c4a1d9e4 9341 error->pipe[i].source = I915_READ(PIPESRC(i));
fe2b8f9d
PZ		 9342 error->pipe[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
9343 error->pipe[i].hblank = I915_READ(HBLANK(cpu_transcoder));
9344 error->pipe[i].hsync = I915_READ(HSYNC(cpu_transcoder));
9345 error->pipe[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
9346 error->pipe[i].vblank = I915_READ(VBLANK(cpu_transcoder));
9347 error->pipe[i].vsync = I915_READ(VSYNC(cpu_transcoder));
c4a1d9e4
CW		 9348 }
9349
9350 return error;
9351}
9352
9353void
9354intel_display_print_error_state(struct seq_file *m,
9355 struct drm_device *dev,
9356 struct intel_display_error_state *error)
9357{
52331309 9358 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 9359 int i;
9360
52331309
DL		 9361 seq_printf(m, "Num Pipes: %d\n", dev_priv->num_pipe);
9362 for_each_pipe(i) {
c4a1d9e4
CW		 9363 seq_printf(m, "Pipe [%d]:\n", i);
9364 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
9365 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
9366 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
9367 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
9368 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
9369 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
9370 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
9371 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
9372
9373 seq_printf(m, "Plane [%d]:\n", i);
9374 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
9375 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
9376 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
9377 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
9378 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
9379 if (INTEL_INFO(dev)->gen >= 4) {
9380 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
9381 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
9382 }
9383
9384 seq_printf(m, "Cursor [%d]:\n", i);
9385 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
9386 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
9387 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
9388 }
9389}
9390#endif
kernel source for telekom puls (alcatel/mediatek)