Update my e-mail address
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / bcma / driver_chipcommon.c
CommitLineData
8369ae33
RM
1/*
2 * Broadcom specific AMBA
3 * ChipCommon core driver
4 *
5 * Copyright 2005, Broadcom Corporation
eb032b98 6 * Copyright 2006, 2007, Michael Buesch <m@bues.ch>
8369ae33
RM
7 *
8 * Licensed under the GNU/GPL. See COPYING for details.
9 */
10
11#include "bcma_private.h"
12#include <linux/bcma/bcma.h>
13
14static inline u32 bcma_cc_write32_masked(struct bcma_drv_cc *cc, u16 offset,
15 u32 mask, u32 value)
16{
17 value &= mask;
18 value |= bcma_cc_read32(cc, offset) & ~mask;
19 bcma_cc_write32(cc, offset, value);
20
21 return value;
22}
23
24void bcma_core_chipcommon_init(struct bcma_drv_cc *cc)
25{
26 if (cc->core->id.rev >= 11)
27 cc->status = bcma_cc_read32(cc, BCMA_CC_CHIPSTAT);
28 cc->capabilities = bcma_cc_read32(cc, BCMA_CC_CAP);
29 if (cc->core->id.rev >= 35)
30 cc->capabilities_ext = bcma_cc_read32(cc, BCMA_CC_CAP_EXT);
31
1073e4ee
RM
32 if (cc->core->id.rev >= 20) {
33 bcma_cc_write32(cc, BCMA_CC_GPIOPULLUP, 0);
34 bcma_cc_write32(cc, BCMA_CC_GPIOPULLDOWN, 0);
35 }
8369ae33
RM
36
37 if (cc->capabilities & BCMA_CC_CAP_PMU)
38 bcma_pmu_init(cc);
39 if (cc->capabilities & BCMA_CC_CAP_PCTL)
40 pr_err("Power control not implemented!\n");
41}
42
43/* Set chip watchdog reset timer to fire in 'ticks' backplane cycles */
44void bcma_chipco_watchdog_timer_set(struct bcma_drv_cc *cc, u32 ticks)
45{
46 /* instant NMI */
47 bcma_cc_write32(cc, BCMA_CC_WATCHDOG, ticks);
48}
49
50void bcma_chipco_irq_mask(struct bcma_drv_cc *cc, u32 mask, u32 value)
51{
52 bcma_cc_write32_masked(cc, BCMA_CC_IRQMASK, mask, value);
53}
54
55u32 bcma_chipco_irq_status(struct bcma_drv_cc *cc, u32 mask)
56{
57 return bcma_cc_read32(cc, BCMA_CC_IRQSTAT) & mask;
58}
59
60u32 bcma_chipco_gpio_in(struct bcma_drv_cc *cc, u32 mask)
61{
62 return bcma_cc_read32(cc, BCMA_CC_GPIOIN) & mask;
63}
64
65u32 bcma_chipco_gpio_out(struct bcma_drv_cc *cc, u32 mask, u32 value)
66{
67 return bcma_cc_write32_masked(cc, BCMA_CC_GPIOOUT, mask, value);
68}
69
70u32 bcma_chipco_gpio_outen(struct bcma_drv_cc *cc, u32 mask, u32 value)
71{
72 return bcma_cc_write32_masked(cc, BCMA_CC_GPIOOUTEN, mask, value);
73}
74
75u32 bcma_chipco_gpio_control(struct bcma_drv_cc *cc, u32 mask, u32 value)
76{
77 return bcma_cc_write32_masked(cc, BCMA_CC_GPIOCTL, mask, value);
78}
79EXPORT_SYMBOL_GPL(bcma_chipco_gpio_control);
80
81u32 bcma_chipco_gpio_intmask(struct bcma_drv_cc *cc, u32 mask, u32 value)
82{
83 return bcma_cc_write32_masked(cc, BCMA_CC_GPIOIRQ, mask, value);
84}
85
86u32 bcma_chipco_gpio_polarity(struct bcma_drv_cc *cc, u32 mask, u32 value)
87{
88 return bcma_cc_write32_masked(cc, BCMA_CC_GPIOPOL, mask, value);
89}