libata: Fix display of sata speed
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / ata / pata_cypress.c
CommitLineData
669a5db4
JG
1/*
2 * pata_cypress.c - Cypress PATA for new ATA layer
3 * (C) 2006 Red Hat Inc
ab771630 4 * Alan Cox
669a5db4
JG
5 *
6 * Based heavily on
7 * linux/drivers/ide/pci/cy82c693.c Version 0.40 Sep. 10, 2002
8 *
9 */
85cd7251 10
669a5db4
JG
11#include <linux/kernel.h>
12#include <linux/module.h>
13#include <linux/pci.h>
14#include <linux/init.h>
15#include <linux/blkdev.h>
16#include <linux/delay.h>
17#include <scsi/scsi_host.h>
18#include <linux/libata.h>
19
20#define DRV_NAME "pata_cypress"
8bc3fc47 21#define DRV_VERSION "0.1.5"
669a5db4
JG
22
23/* here are the offset definitions for the registers */
24
25enum {
26 CY82_IDE_CMDREG = 0x04,
27 CY82_IDE_ADDRSETUP = 0x48,
28 CY82_IDE_MASTER_IOR = 0x4C,
29 CY82_IDE_MASTER_IOW = 0x4D,
30 CY82_IDE_SLAVE_IOR = 0x4E,
31 CY82_IDE_SLAVE_IOW = 0x4F,
32 CY82_IDE_MASTER_8BIT = 0x50,
33 CY82_IDE_SLAVE_8BIT = 0x51,
34
35 CY82_INDEX_PORT = 0x22,
36 CY82_DATA_PORT = 0x23,
37
38 CY82_INDEX_CTRLREG1 = 0x01,
39 CY82_INDEX_CHANNEL0 = 0x30,
40 CY82_INDEX_CHANNEL1 = 0x31,
41 CY82_INDEX_TIMEOUT = 0x32
42};
43
669a5db4
JG
44/**
45 * cy82c693_set_piomode - set initial PIO mode data
46 * @ap: ATA interface
47 * @adev: ATA device
48 *
49 * Called to do the PIO mode setup.
50 */
85cd7251 51
669a5db4
JG
52static void cy82c693_set_piomode(struct ata_port *ap, struct ata_device *adev)
53{
54 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
55 struct ata_timing t;
56 const unsigned long T = 1000000 / 33;
57 short time_16, time_8;
58 u32 addr;
85cd7251 59
669a5db4
JG
60 if (ata_timing_compute(adev, adev->pio_mode, &t, T, 1) < 0) {
61 printk(KERN_ERR DRV_NAME ": mome computation failed.\n");
62 return;
63 }
64
3403c245
BZ
65 time_16 = clamp_val(t.recover - 1, 0, 15) |
66 (clamp_val(t.active - 1, 0, 15) << 4);
67 time_8 = clamp_val(t.act8b - 1, 0, 15) |
68 (clamp_val(t.rec8b - 1, 0, 15) << 4);
85cd7251 69
669a5db4
JG
70 if (adev->devno == 0) {
71 pci_read_config_dword(pdev, CY82_IDE_ADDRSETUP, &addr);
85cd7251 72
669a5db4 73 addr &= ~0x0F; /* Mask bits */
3403c245 74 addr |= clamp_val(t.setup - 1, 0, 15);
85cd7251 75
669a5db4
JG
76 pci_write_config_dword(pdev, CY82_IDE_ADDRSETUP, addr);
77 pci_write_config_byte(pdev, CY82_IDE_MASTER_IOR, time_16);
78 pci_write_config_byte(pdev, CY82_IDE_MASTER_IOW, time_16);
79 pci_write_config_byte(pdev, CY82_IDE_MASTER_8BIT, time_8);
80 } else {
81 pci_read_config_dword(pdev, CY82_IDE_ADDRSETUP, &addr);
85cd7251 82
669a5db4 83 addr &= ~0xF0; /* Mask bits */
3403c245 84 addr |= (clamp_val(t.setup - 1, 0, 15) << 4);
669a5db4
JG
85
86 pci_write_config_dword(pdev, CY82_IDE_ADDRSETUP, addr);
87 pci_write_config_byte(pdev, CY82_IDE_SLAVE_IOR, time_16);
88 pci_write_config_byte(pdev, CY82_IDE_SLAVE_IOW, time_16);
89 pci_write_config_byte(pdev, CY82_IDE_SLAVE_8BIT, time_8);
90 }
91}
92
93/**
94 * cy82c693_set_dmamode - set initial DMA mode data
95 * @ap: ATA interface
96 * @adev: ATA device
97 *
98 * Called to do the DMA mode setup.
99 */
85cd7251 100
669a5db4
JG
101static void cy82c693_set_dmamode(struct ata_port *ap, struct ata_device *adev)
102{
103 int reg = CY82_INDEX_CHANNEL0 + ap->port_no;
85cd7251 104
669a5db4
JG
105 /* Be afraid, be very afraid. Magic registers in low I/O space */
106 outb(reg, 0x22);
107 outb(adev->dma_mode - XFER_MW_DMA_0, 0x23);
85cd7251 108
669a5db4
JG
109 /* 0x50 gives the best behaviour on the Alpha's using this chip */
110 outb(CY82_INDEX_TIMEOUT, 0x22);
111 outb(0x50, 0x23);
112}
113
114static struct scsi_host_template cy82c693_sht = {
68d1d07b 115 ATA_BMDMA_SHT(DRV_NAME),
669a5db4
JG
116};
117
118static struct ata_port_operations cy82c693_port_ops = {
029cfd6b
TH
119 .inherits = &ata_bmdma_port_ops,
120 .cable_detect = ata_cable_40wire,
669a5db4
JG
121 .set_piomode = cy82c693_set_piomode,
122 .set_dmamode = cy82c693_set_dmamode,
85cd7251 123};
669a5db4
JG
124
125static int cy82c693_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
126{
1626aeb8 127 static const struct ata_port_info info = {
1d2808fd 128 .flags = ATA_FLAG_SLAVE_POSS,
14bdef98
EIB
129 .pio_mask = ATA_PIO4,
130 .mwdma_mask = ATA_MWDMA2,
669a5db4
JG
131 .port_ops = &cy82c693_port_ops
132 };
1626aeb8 133 const struct ata_port_info *ppi[] = { &info, &ata_dummy_port_info };
85cd7251 134
2d2744fc
JG
135 /* Devfn 1 is the ATA primary. The secondary is magic and on devfn2.
136 For the moment we don't handle the secondary. FIXME */
85cd7251 137
669a5db4
JG
138 if (PCI_FUNC(pdev->devfn) != 1)
139 return -ENODEV;
85cd7251 140
1c5afdf7 141 return ata_pci_bmdma_init_one(pdev, ppi, &cy82c693_sht, NULL, 0);
669a5db4
JG
142}
143
2d2744fc
JG
144static const struct pci_device_id cy82c693[] = {
145 { PCI_VDEVICE(CONTAQ, PCI_DEVICE_ID_CONTAQ_82C693), },
146
147 { },
669a5db4
JG
148};
149
150static struct pci_driver cy82c693_pci_driver = {
2d2744fc 151 .name = DRV_NAME,
669a5db4
JG
152 .id_table = cy82c693,
153 .probe = cy82c693_init_one,
30ced0f0 154 .remove = ata_pci_remove_one,
438ac6d5 155#ifdef CONFIG_PM
30ced0f0
AC
156 .suspend = ata_pci_device_suspend,
157 .resume = ata_pci_device_resume,
438ac6d5 158#endif
669a5db4
JG
159};
160
2fc75da0 161module_pci_driver(cy82c693_pci_driver);
669a5db4
JG
162
163MODULE_AUTHOR("Alan Cox");
164MODULE_DESCRIPTION("low-level driver for the CY82C693 PATA controller");
165MODULE_LICENSE("GPL");
166MODULE_DEVICE_TABLE(pci, cy82c693);
167MODULE_VERSION(DRV_VERSION);