projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'v3.10.97' into update
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / drivers / ata / libahci.c
CommitLineData
365cfa1e
AV		 1/*
2 * libahci.c - Common AHCI SATA low-level routines
3 *
8c3d3d4b 4 * Maintained by: Tejun Heo <tj@kernel.org>
365cfa1e
AV		 5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2004-2005 Red Hat, Inc.
9 *
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * AHCI hardware documentation:
30 * http://www.intel.com/technology/serialata/pdf/rev1_0.pdf
31 * http://www.intel.com/technology/serialata/pdf/rev1_1.pdf
32 *
33 */
34
35#include <linux/kernel.h>
fbaf666b 36#include <linux/gfp.h>
365cfa1e
AV		 37#include <linux/module.h>
38#include <linux/init.h>
39#include <linux/blkdev.h>
40#include <linux/delay.h>
41#include <linux/interrupt.h>
42#include <linux/dma-mapping.h>
43#include <linux/device.h>
44#include <scsi/scsi_host.h>
45#include <scsi/scsi_cmnd.h>
46#include <linux/libata.h>
47#include "ahci.h"
65fe1f0f 48#include "libata.h"
365cfa1e
AV		 49
50static int ahci_skip_host_reset;
51int ahci_ignore_sss;
52EXPORT_SYMBOL_GPL(ahci_ignore_sss);
53
54module_param_named(skip_host_reset, ahci_skip_host_reset, int, 0444);
55MODULE_PARM_DESC(skip_host_reset, "skip global host reset (0=don't skip, 1=skip)");
56
57module_param_named(ignore_sss, ahci_ignore_sss, int, 0444);
58MODULE_PARM_DESC(ignore_sss, "Ignore staggered spinup flag (0=don't ignore, 1=ignore)");
59
6b7ae954
TH		 60static int ahci_set_lpm(struct ata_link *link, enum ata_lpm_policy policy,
61 unsigned hints);
365cfa1e
AV		 62static ssize_t ahci_led_show(struct ata_port *ap, char *buf);
63static ssize_t ahci_led_store(struct ata_port *ap, const char *buf,
64 size_t size);
65static ssize_t ahci_transmit_led_message(struct ata_port *ap, u32 state,
66 ssize_t size);
67
68
69
70static int ahci_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
71static int ahci_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
72static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc);
73static bool ahci_qc_fill_rtf(struct ata_queued_cmd *qc);
74static int ahci_port_start(struct ata_port *ap);
75static void ahci_port_stop(struct ata_port *ap);
76static void ahci_qc_prep(struct ata_queued_cmd *qc);
77static int ahci_pmp_qc_defer(struct ata_queued_cmd *qc);
78static void ahci_freeze(struct ata_port *ap);
79static void ahci_thaw(struct ata_port *ap);
65fe1f0f 80static void ahci_set_aggressive_devslp(struct ata_port *ap, bool sleep);
365cfa1e
AV		 81static void ahci_enable_fbs(struct ata_port *ap);
82static void ahci_disable_fbs(struct ata_port *ap);
83static void ahci_pmp_attach(struct ata_port *ap);
84static void ahci_pmp_detach(struct ata_port *ap);
85static int ahci_softreset(struct ata_link *link, unsigned int *class,
86 unsigned long deadline);
345347c5
YHC		 87static int ahci_pmp_retry_softreset(struct ata_link *link, unsigned int *class,
88 unsigned long deadline);
365cfa1e
AV		 89static int ahci_hardreset(struct ata_link *link, unsigned int *class,
90 unsigned long deadline);
91static void ahci_postreset(struct ata_link *link, unsigned int *class);
92static void ahci_error_handler(struct ata_port *ap);
93static void ahci_post_internal_cmd(struct ata_queued_cmd *qc);
365cfa1e 94static void ahci_dev_config(struct ata_device *dev);
365cfa1e
AV		 95#ifdef CONFIG_PM
96static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg);
97#endif
98static ssize_t ahci_activity_show(struct ata_device *dev, char *buf);
99static ssize_t ahci_activity_store(struct ata_device *dev,
100 enum sw_activity val);
101static void ahci_init_sw_activity(struct ata_link *link);
102
103static ssize_t ahci_show_host_caps(struct device *dev,
104 struct device_attribute *attr, char *buf);
105static ssize_t ahci_show_host_cap2(struct device *dev,
106 struct device_attribute *attr, char *buf);
107static ssize_t ahci_show_host_version(struct device *dev,
108 struct device_attribute *attr, char *buf);
109static ssize_t ahci_show_port_cmd(struct device *dev,
110 struct device_attribute *attr, char *buf);
c0623166
HZ		 111static ssize_t ahci_read_em_buffer(struct device *dev,
112 struct device_attribute *attr, char *buf);
113static ssize_t ahci_store_em_buffer(struct device *dev,
114 struct device_attribute *attr,
115 const char *buf, size_t size);
6e5fe5b1
HR		 116static ssize_t ahci_show_em_supported(struct device *dev,
117 struct device_attribute *attr, char *buf);
365cfa1e
AV		 118
119static DEVICE_ATTR(ahci_host_caps, S_IRUGO, ahci_show_host_caps, NULL);
120static DEVICE_ATTR(ahci_host_cap2, S_IRUGO, ahci_show_host_cap2, NULL);
121static DEVICE_ATTR(ahci_host_version, S_IRUGO, ahci_show_host_version, NULL);
122static DEVICE_ATTR(ahci_port_cmd, S_IRUGO, ahci_show_port_cmd, NULL);
c0623166
HZ		 123static DEVICE_ATTR(em_buffer, S_IWUSR | S_IRUGO,
124 ahci_read_em_buffer, ahci_store_em_buffer);
6e5fe5b1 125static DEVICE_ATTR(em_message_supported, S_IRUGO, ahci_show_em_supported, NULL);
365cfa1e 126
fad16e7a 127struct device_attribute *ahci_shost_attrs[] = {
365cfa1e
AV		 128 &dev_attr_link_power_management_policy,
129 &dev_attr_em_message_type,
130 &dev_attr_em_message,
131 &dev_attr_ahci_host_caps,
132 &dev_attr_ahci_host_cap2,
133 &dev_attr_ahci_host_version,
134 &dev_attr_ahci_port_cmd,
c0623166 135 &dev_attr_em_buffer,
6e5fe5b1 136 &dev_attr_em_message_supported,
365cfa1e
AV		 137 NULL
138};
fad16e7a 139EXPORT_SYMBOL_GPL(ahci_shost_attrs);
365cfa1e 140
fad16e7a 141struct device_attribute *ahci_sdev_attrs[] = {
365cfa1e
AV		 142 &dev_attr_sw_activity,
143 &dev_attr_unload_heads,
144 NULL
145};
fad16e7a 146EXPORT_SYMBOL_GPL(ahci_sdev_attrs);
365cfa1e
AV		 147
148struct ata_port_operations ahci_ops = {
149 .inherits = &sata_pmp_port_ops,
150
151 .qc_defer = ahci_pmp_qc_defer,
152 .qc_prep = ahci_qc_prep,
153 .qc_issue = ahci_qc_issue,
154 .qc_fill_rtf = ahci_qc_fill_rtf,
155
156 .freeze = ahci_freeze,
157 .thaw = ahci_thaw,
158 .softreset = ahci_softreset,
159 .hardreset = ahci_hardreset,
160 .postreset = ahci_postreset,
161 .pmp_softreset = ahci_softreset,
162 .error_handler = ahci_error_handler,
163 .post_internal_cmd = ahci_post_internal_cmd,
164 .dev_config = ahci_dev_config,
165
166 .scr_read = ahci_scr_read,
167 .scr_write = ahci_scr_write,
168 .pmp_attach = ahci_pmp_attach,
169 .pmp_detach = ahci_pmp_detach,
170
6b7ae954 171 .set_lpm = ahci_set_lpm,
365cfa1e
AV		 172 .em_show = ahci_led_show,
173 .em_store = ahci_led_store,
174 .sw_activity_show = ahci_activity_show,
175 .sw_activity_store = ahci_activity_store,
176#ifdef CONFIG_PM
177 .port_suspend = ahci_port_suspend,
178 .port_resume = ahci_port_resume,
179#endif
180 .port_start = ahci_port_start,
181 .port_stop = ahci_port_stop,
182};
183EXPORT_SYMBOL_GPL(ahci_ops);
184
345347c5
YHC		 185struct ata_port_operations ahci_pmp_retry_srst_ops = {
186 .inherits = &ahci_ops,
187 .softreset = ahci_pmp_retry_softreset,
188};
189EXPORT_SYMBOL_GPL(ahci_pmp_retry_srst_ops);
190
365cfa1e
AV		 191int ahci_em_messages = 1;
192EXPORT_SYMBOL_GPL(ahci_em_messages);
193module_param(ahci_em_messages, int, 0444);
194/* add other LED protocol types when they become supported */
195MODULE_PARM_DESC(ahci_em_messages,
008dbd61 196 "AHCI Enclosure Management Message control (0 = off, 1 = on)");
365cfa1e 197
65fe1f0f
SH		 198int devslp_idle_timeout = 1000; /* device sleep idle timeout in ms */
199module_param(devslp_idle_timeout, int, 0644);
200MODULE_PARM_DESC(devslp_idle_timeout, "device sleep idle timeout");
201
365cfa1e
AV		 202static void ahci_enable_ahci(void __iomem *mmio)
203{
204 int i;
205 u32 tmp;
206
207 /* turn on AHCI_EN */
208 tmp = readl(mmio + HOST_CTL);
209 if (tmp & HOST_AHCI_EN)
210 return;
211
212 /* Some controllers need AHCI_EN to be written multiple times.
213 * Try a few times before giving up.
214 */
215 for (i = 0; i < 5; i++) {
216 tmp |= HOST_AHCI_EN;
217 writel(tmp, mmio + HOST_CTL);
218 tmp = readl(mmio + HOST_CTL); /* flush && sanity check */
219 if (tmp & HOST_AHCI_EN)
220 return;
221 msleep(10);
222 }
223
224 WARN_ON(1);
225}
226
227static ssize_t ahci_show_host_caps(struct device *dev,
228 struct device_attribute *attr, char *buf)
229{
230 struct Scsi_Host *shost = class_to_shost(dev);
231 struct ata_port *ap = ata_shost_to_port(shost);
232 struct ahci_host_priv *hpriv = ap->host->private_data;
233
234 return sprintf(buf, "%x\n", hpriv->cap);
235}
236
237static ssize_t ahci_show_host_cap2(struct device *dev,
238 struct device_attribute *attr, char *buf)
239{
240 struct Scsi_Host *shost = class_to_shost(dev);
241 struct ata_port *ap = ata_shost_to_port(shost);
242 struct ahci_host_priv *hpriv = ap->host->private_data;
243
244 return sprintf(buf, "%x\n", hpriv->cap2);
245}
246
247static ssize_t ahci_show_host_version(struct device *dev,
248 struct device_attribute *attr, char *buf)
249{
250 struct Scsi_Host *shost = class_to_shost(dev);
251 struct ata_port *ap = ata_shost_to_port(shost);
252 struct ahci_host_priv *hpriv = ap->host->private_data;
253 void __iomem *mmio = hpriv->mmio;
254
255 return sprintf(buf, "%x\n", readl(mmio + HOST_VERSION));
256}
257
258static ssize_t ahci_show_port_cmd(struct device *dev,
259 struct device_attribute *attr, char *buf)
260{
261 struct Scsi_Host *shost = class_to_shost(dev);
262 struct ata_port *ap = ata_shost_to_port(shost);
263 void __iomem *port_mmio = ahci_port_base(ap);
264
265 return sprintf(buf, "%x\n", readl(port_mmio + PORT_CMD));
266}
267
c0623166
HZ		 268static ssize_t ahci_read_em_buffer(struct device *dev,
269 struct device_attribute *attr, char *buf)
270{
271 struct Scsi_Host *shost = class_to_shost(dev);
272 struct ata_port *ap = ata_shost_to_port(shost);
273 struct ahci_host_priv *hpriv = ap->host->private_data;
274 void __iomem *mmio = hpriv->mmio;
275 void __iomem *em_mmio = mmio + hpriv->em_loc;
276 u32 em_ctl, msg;
277 unsigned long flags;
278 size_t count;
279 int i;
280
281 spin_lock_irqsave(ap->lock, flags);
282
283 em_ctl = readl(mmio + HOST_EM_CTL);
284 if (!(ap->flags & ATA_FLAG_EM) || em_ctl & EM_CTL_XMT ||
285 !(hpriv->em_msg_type & EM_MSG_TYPE_SGPIO)) {
286 spin_unlock_irqrestore(ap->lock, flags);
287 return -EINVAL;
288 }
289
290 if (!(em_ctl & EM_CTL_MR)) {
291 spin_unlock_irqrestore(ap->lock, flags);
292 return -EAGAIN;
293 }
294
295 if (!(em_ctl & EM_CTL_SMB))
296 em_mmio += hpriv->em_buf_sz;
297
298 count = hpriv->em_buf_sz;
299
300 /* the count should not be larger than PAGE_SIZE */
301 if (count > PAGE_SIZE) {
302 if (printk_ratelimit())
a9a79dfe
JP		 303 ata_port_warn(ap,
304 "EM read buffer size too large: "
305 "buffer size %u, page size %lu\n",
306 hpriv->em_buf_sz, PAGE_SIZE);
c0623166
HZ		 307 count = PAGE_SIZE;
308 }
309
310 for (i = 0; i < count; i += 4) {
311 msg = readl(em_mmio + i);
312 buf[i] = msg & 0xff;
313 buf[i + 1] = (msg >> 8) & 0xff;
314 buf[i + 2] = (msg >> 16) & 0xff;
315 buf[i + 3] = (msg >> 24) & 0xff;
316 }
317
318 spin_unlock_irqrestore(ap->lock, flags);
319
320 return i;
321}
322
323static ssize_t ahci_store_em_buffer(struct device *dev,
324 struct device_attribute *attr,
325 const char *buf, size_t size)
326{
327 struct Scsi_Host *shost = class_to_shost(dev);
328 struct ata_port *ap = ata_shost_to_port(shost);
329 struct ahci_host_priv *hpriv = ap->host->private_data;
330 void __iomem *mmio = hpriv->mmio;
331 void __iomem *em_mmio = mmio + hpriv->em_loc;
f9ce889b 332 const unsigned char *msg_buf = buf;
c0623166
HZ		 333 u32 em_ctl, msg;
334 unsigned long flags;
335 int i;
336
337 /* check size validity */
338 if (!(ap->flags & ATA_FLAG_EM) ||
339 !(hpriv->em_msg_type & EM_MSG_TYPE_SGPIO) ||
340 size % 4 || size > hpriv->em_buf_sz)
341 return -EINVAL;
342
343 spin_lock_irqsave(ap->lock, flags);
344
345 em_ctl = readl(mmio + HOST_EM_CTL);
346 if (em_ctl & EM_CTL_TM) {
347 spin_unlock_irqrestore(ap->lock, flags);
348 return -EBUSY;
349 }
350
351 for (i = 0; i < size; i += 4) {
f9ce889b
HZ		 352 msg = msg_buf[i] | msg_buf[i + 1] << 8 |
353 msg_buf[i + 2] << 16 | msg_buf[i + 3] << 24;
c0623166
HZ		 354 writel(msg, em_mmio + i);
355 }
356
357 writel(em_ctl | EM_CTL_TM, mmio + HOST_EM_CTL);
358
359 spin_unlock_irqrestore(ap->lock, flags);
360
361 return size;
362}
363
6e5fe5b1
HR		 364static ssize_t ahci_show_em_supported(struct device *dev,
365 struct device_attribute *attr, char *buf)
366{
367 struct Scsi_Host *shost = class_to_shost(dev);
368 struct ata_port *ap = ata_shost_to_port(shost);
369 struct ahci_host_priv *hpriv = ap->host->private_data;
370 void __iomem *mmio = hpriv->mmio;
371 u32 em_ctl;
372
373 em_ctl = readl(mmio + HOST_EM_CTL);
374
375 return sprintf(buf, "%s%s%s%s\n",
376 em_ctl & EM_CTL_LED ? "led " : "",
377 em_ctl & EM_CTL_SAFTE ? "saf-te " : "",
378 em_ctl & EM_CTL_SES ? "ses-2 " : "",
379 em_ctl & EM_CTL_SGPIO ? "sgpio " : "");
380}
381
365cfa1e
AV		 382/**
383 * ahci_save_initial_config - Save and fixup initial config values
384 * @dev: target AHCI device
385 * @hpriv: host private area to store config values
386 * @force_port_map: force port map to a specified value
387 * @mask_port_map: mask out particular bits from port map
388 *
389 * Some registers containing configuration info might be setup by
390 * BIOS and might be cleared on reset. This function saves the
391 * initial values of those registers into @hpriv such that they
392 * can be restored after controller reset.
393 *
394 * If inconsistent, config values are fixed up by this function.
395 *
396 * LOCKING:
397 * None.
398 */
399void ahci_save_initial_config(struct device *dev,
400 struct ahci_host_priv *hpriv,
401 unsigned int force_port_map,
402 unsigned int mask_port_map)
403{
404 void __iomem *mmio = hpriv->mmio;
405 u32 cap, cap2, vers, port_map;
406 int i;
407
408 /* make sure AHCI mode is enabled before accessing CAP */
409 ahci_enable_ahci(mmio);
410
411 /* Values prefixed with saved_ are written back to host after
412 * reset. Values without are used for driver operation.
413 */
414 hpriv->saved_cap = cap = readl(mmio + HOST_CAP);
415 hpriv->saved_port_map = port_map = readl(mmio + HOST_PORTS_IMPL);
416
417 /* CAP2 register is only defined for AHCI 1.2 and later */
418 vers = readl(mmio + HOST_VERSION);
419 if ((vers >> 16) > 1 ||
420 ((vers >> 16) == 1 && (vers & 0xFFFF) >= 0x200))
421 hpriv->saved_cap2 = cap2 = readl(mmio + HOST_CAP2);
422 else
423 hpriv->saved_cap2 = cap2 = 0;
424
425 /* some chips have errata preventing 64bit use */
426 if ((cap & HOST_CAP_64) && (hpriv->flags & AHCI_HFLAG_32BIT_ONLY)) {
a44fec1f 427 dev_info(dev, "controller can't do 64bit DMA, forcing 32bit\n");
365cfa1e
AV		 428 cap &= ~HOST_CAP_64;
429 }
430
431 if ((cap & HOST_CAP_NCQ) && (hpriv->flags & AHCI_HFLAG_NO_NCQ)) {
a44fec1f 432 dev_info(dev, "controller can't do NCQ, turning off CAP_NCQ\n");
365cfa1e
AV		 433 cap &= ~HOST_CAP_NCQ;
434 }
435
436 if (!(cap & HOST_CAP_NCQ) && (hpriv->flags & AHCI_HFLAG_YES_NCQ)) {
a44fec1f 437 dev_info(dev, "controller can do NCQ, turning on CAP_NCQ\n");
365cfa1e
AV		 438 cap |= HOST_CAP_NCQ;
439 }
440
441 if ((cap & HOST_CAP_PMP) && (hpriv->flags & AHCI_HFLAG_NO_PMP)) {
a44fec1f 442 dev_info(dev, "controller can't do PMP, turning off CAP_PMP\n");
365cfa1e
AV		 443 cap &= ~HOST_CAP_PMP;
444 }
445
446 if ((cap & HOST_CAP_SNTF) && (hpriv->flags & AHCI_HFLAG_NO_SNTF)) {
a44fec1f
JP		 447 dev_info(dev,
448 "controller can't do SNTF, turning off CAP_SNTF\n");
365cfa1e
AV		 449 cap &= ~HOST_CAP_SNTF;
450 }
451
5f173107 452 if (!(cap & HOST_CAP_FBS) && (hpriv->flags & AHCI_HFLAG_YES_FBS)) {
a44fec1f 453 dev_info(dev, "controller can do FBS, turning on CAP_FBS\n");
5f173107
TH		 454 cap |= HOST_CAP_FBS;
455 }
456
365cfa1e 457 if (force_port_map && port_map != force_port_map) {
a44fec1f
JP		 458 dev_info(dev, "forcing port_map 0x%x -> 0x%x\n",
459 port_map, force_port_map);
365cfa1e
AV		 460 port_map = force_port_map;
461 }
462
463 if (mask_port_map) {
a44fec1f
JP		 464 dev_warn(dev, "masking port_map 0x%x -> 0x%x\n",
465 port_map,
466 port_map & mask_port_map);
365cfa1e
AV		 467 port_map &= mask_port_map;
468 }
469
470 /* cross check port_map and cap.n_ports */
471 if (port_map) {
472 int map_ports = 0;
473
474 for (i = 0; i < AHCI_MAX_PORTS; i++)
475 if (port_map & (1 << i))
476 map_ports++;
477
478 /* If PI has more ports than n_ports, whine, clear
479 * port_map and let it be generated from n_ports.
480 */
481 if (map_ports > ahci_nr_ports(cap)) {
a44fec1f
JP		 482 dev_warn(dev,
483 "implemented port map (0x%x) contains more ports than nr_ports (%u), using nr_ports\n",
484 port_map, ahci_nr_ports(cap));
365cfa1e
AV		 485 port_map = 0;
486 }
487 }
488
f6c2bfd8
TH		 489 /* fabricate port_map from cap.nr_ports for < AHCI 1.3 */
490 if (!port_map && vers < 0x10300) {
365cfa1e 491 port_map = (1 << ahci_nr_ports(cap)) - 1;
a44fec1f 492 dev_warn(dev, "forcing PORTS_IMPL to 0x%x\n", port_map);
365cfa1e
AV		 493
494 /* write the fixed up value to the PI register */
495 hpriv->saved_port_map = port_map;
496 }
497
498 /* record values to use during operation */
499 hpriv->cap = cap;
500 hpriv->cap2 = cap2;
501 hpriv->port_map = port_map;
502}
503EXPORT_SYMBOL_GPL(ahci_save_initial_config);
504
505/**
506 * ahci_restore_initial_config - Restore initial config
507 * @host: target ATA host
508 *
509 * Restore initial config stored by ahci_save_initial_config().
510 *
511 * LOCKING:
512 * None.
513 */
514static void ahci_restore_initial_config(struct ata_host *host)
515{
516 struct ahci_host_priv *hpriv = host->private_data;
517 void __iomem *mmio = hpriv->mmio;
518
519 writel(hpriv->saved_cap, mmio + HOST_CAP);
520 if (hpriv->saved_cap2)
521 writel(hpriv->saved_cap2, mmio + HOST_CAP2);
522 writel(hpriv->saved_port_map, mmio + HOST_PORTS_IMPL);
523 (void) readl(mmio + HOST_PORTS_IMPL); /* flush */
524}
525
526static unsigned ahci_scr_offset(struct ata_port *ap, unsigned int sc_reg)
527{
528 static const int offset[] = {
529 [SCR_STATUS] = PORT_SCR_STAT,
530 [SCR_CONTROL] = PORT_SCR_CTL,
531 [SCR_ERROR] = PORT_SCR_ERR,
532 [SCR_ACTIVE] = PORT_SCR_ACT,
533 [SCR_NOTIFICATION] = PORT_SCR_NTF,
534 };
535 struct ahci_host_priv *hpriv = ap->host->private_data;
536
537 if (sc_reg < ARRAY_SIZE(offset) &&
538 (sc_reg != SCR_NOTIFICATION || (hpriv->cap & HOST_CAP_SNTF)))
539 return offset[sc_reg];
540 return 0;
541}
542
543static int ahci_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val)
544{
545 void __iomem *port_mmio = ahci_port_base(link->ap);
546 int offset = ahci_scr_offset(link->ap, sc_reg);
547
548 if (offset) {
549 *val = readl(port_mmio + offset);
550 return 0;
551 }
552 return -EINVAL;
553}
554
555static int ahci_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val)
556{
557 void __iomem *port_mmio = ahci_port_base(link->ap);
558 int offset = ahci_scr_offset(link->ap, sc_reg);
559
560 if (offset) {
561 writel(val, port_mmio + offset);
562 return 0;
563 }
564 return -EINVAL;
565}
566
567void ahci_start_engine(struct ata_port *ap)
568{
569 void __iomem *port_mmio = ahci_port_base(ap);
570 u32 tmp;
571
572 /* start DMA */
573 tmp = readl(port_mmio + PORT_CMD);
574 tmp |= PORT_CMD_START;
575 writel(tmp, port_mmio + PORT_CMD);
576 readl(port_mmio + PORT_CMD); /* flush */
577}
578EXPORT_SYMBOL_GPL(ahci_start_engine);
579
580int ahci_stop_engine(struct ata_port *ap)
581{
582 void __iomem *port_mmio = ahci_port_base(ap);
583 u32 tmp;
584
585 tmp = readl(port_mmio + PORT_CMD);
586
587 /* check if the HBA is idle */
588 if ((tmp & (PORT_CMD_START | PORT_CMD_LIST_ON)) == 0)
589 return 0;
590
591 /* setting HBA to idle */
592 tmp &= ~PORT_CMD_START;
593 writel(tmp, port_mmio + PORT_CMD);
594
595 /* wait for engine to stop. This could be as long as 500 msec */
97750ceb 596 tmp = ata_wait_register(ap, port_mmio + PORT_CMD,
365cfa1e
AV		 597 PORT_CMD_LIST_ON, PORT_CMD_LIST_ON, 1, 500);
598 if (tmp & PORT_CMD_LIST_ON)
599 return -EIO;
600
601 return 0;
602}
603EXPORT_SYMBOL_GPL(ahci_stop_engine);
604
605static void ahci_start_fis_rx(struct ata_port *ap)
606{
607 void __iomem *port_mmio = ahci_port_base(ap);
608 struct ahci_host_priv *hpriv = ap->host->private_data;
609 struct ahci_port_priv *pp = ap->private_data;
610 u32 tmp;
611
612 /* set FIS registers */
613 if (hpriv->cap & HOST_CAP_64)
614 writel((pp->cmd_slot_dma >> 16) >> 16,
615 port_mmio + PORT_LST_ADDR_HI);
616 writel(pp->cmd_slot_dma & 0xffffffff, port_mmio + PORT_LST_ADDR);
617
618 if (hpriv->cap & HOST_CAP_64)
619 writel((pp->rx_fis_dma >> 16) >> 16,
620 port_mmio + PORT_FIS_ADDR_HI);
621 writel(pp->rx_fis_dma & 0xffffffff, port_mmio + PORT_FIS_ADDR);
622
623 /* enable FIS reception */
624 tmp = readl(port_mmio + PORT_CMD);
625 tmp |= PORT_CMD_FIS_RX;
626 writel(tmp, port_mmio + PORT_CMD);
627
628 /* flush */
629 readl(port_mmio + PORT_CMD);
630}
631
632static int ahci_stop_fis_rx(struct ata_port *ap)
633{
634 void __iomem *port_mmio = ahci_port_base(ap);
635 u32 tmp;
636
637 /* disable FIS reception */
638 tmp = readl(port_mmio + PORT_CMD);
639 tmp &= ~PORT_CMD_FIS_RX;
640 writel(tmp, port_mmio + PORT_CMD);
641
642 /* wait for completion, spec says 500ms, give it 1000 */
97750ceb 643 tmp = ata_wait_register(ap, port_mmio + PORT_CMD, PORT_CMD_FIS_ON,
365cfa1e
AV		 644 PORT_CMD_FIS_ON, 10, 1000);
645 if (tmp & PORT_CMD_FIS_ON)
646 return -EBUSY;
647
648 return 0;
649}
650
651static void ahci_power_up(struct ata_port *ap)
652{
653 struct ahci_host_priv *hpriv = ap->host->private_data;
654 void __iomem *port_mmio = ahci_port_base(ap);
655 u32 cmd;
656
657 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
658
659 /* spin up device */
660 if (hpriv->cap & HOST_CAP_SSS) {
661 cmd |= PORT_CMD_SPIN_UP;
662 writel(cmd, port_mmio + PORT_CMD);
663 }
664
665 /* wake up link */
666 writel(cmd | PORT_CMD_ICC_ACTIVE, port_mmio + PORT_CMD);
667}
668
6b7ae954
TH		 669static int ahci_set_lpm(struct ata_link *link, enum ata_lpm_policy policy,
670 unsigned int hints)
365cfa1e 671{
6b7ae954 672 struct ata_port *ap = link->ap;
365cfa1e 673 struct ahci_host_priv *hpriv = ap->host->private_data;
365cfa1e 674 struct ahci_port_priv *pp = ap->private_data;
365cfa1e 675 void __iomem *port_mmio = ahci_port_base(ap);
365cfa1e 676
6b7ae954 677 if (policy != ATA_LPM_MAX_POWER) {
365cfa1e 678 /*
6b7ae954
TH		 679 * Disable interrupts on Phy Ready. This keeps us from
680 * getting woken up due to spurious phy ready
681 * interrupts.
365cfa1e 682 */
6b7ae954
TH		 683 pp->intr_mask &= ~PORT_IRQ_PHYRDY;
684 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
685
686 sata_link_scr_lpm(link, policy, false);
365cfa1e
AV		 687 }
688
6b7ae954
TH		 689 if (hpriv->cap & HOST_CAP_ALPM) {
690 u32 cmd = readl(port_mmio + PORT_CMD);
365cfa1e 691
6b7ae954
TH		 692 if (policy == ATA_LPM_MAX_POWER || !(hints & ATA_LPM_HIPM)) {
693 cmd &= ~(PORT_CMD_ASP | PORT_CMD_ALPE);
694 cmd |= PORT_CMD_ICC_ACTIVE;
365cfa1e 695
6b7ae954
TH		 696 writel(cmd, port_mmio + PORT_CMD);
697 readl(port_mmio + PORT_CMD);
365cfa1e 698
6b7ae954 699 /* wait 10ms to be sure we've come out of LPM state */
97750ceb 700 ata_msleep(ap, 10);
6b7ae954
TH		 701 } else {
702 cmd |= PORT_CMD_ALPE;
703 if (policy == ATA_LPM_MIN_POWER)
704 cmd |= PORT_CMD_ASP;
365cfa1e 705
6b7ae954
TH		 706 /* write out new cmd value */
707 writel(cmd, port_mmio + PORT_CMD);
708 }
709 }
365cfa1e 710
65fe1f0f
SH		 711 /* set aggressive device sleep */
712 if ((hpriv->cap2 & HOST_CAP2_SDS) &&
713 (hpriv->cap2 & HOST_CAP2_SADM) &&
714 (link->device->flags & ATA_DFLAG_DEVSLP)) {
715 if (policy == ATA_LPM_MIN_POWER)
716 ahci_set_aggressive_devslp(ap, true);
717 else
718 ahci_set_aggressive_devslp(ap, false);
719 }
720
6b7ae954
TH		 721 if (policy == ATA_LPM_MAX_POWER) {
722 sata_link_scr_lpm(link, policy, false);
723
724 /* turn PHYRDY IRQ back on */
725 pp->intr_mask |= PORT_IRQ_PHYRDY;
726 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
727 }
365cfa1e 728
365cfa1e
AV		 729 return 0;
730}
731
732#ifdef CONFIG_PM
733static void ahci_power_down(struct ata_port *ap)
734{
735 struct ahci_host_priv *hpriv = ap->host->private_data;
736 void __iomem *port_mmio = ahci_port_base(ap);
737 u32 cmd, scontrol;
738
739 if (!(hpriv->cap & HOST_CAP_SSS))
740 return;
741
742 /* put device into listen mode, first set PxSCTL.DET to 0 */
743 scontrol = readl(port_mmio + PORT_SCR_CTL);
744 scontrol &= ~0xf;
745 writel(scontrol, port_mmio + PORT_SCR_CTL);
746
747 /* then set PxCMD.SUD to 0 */
748 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
749 cmd &= ~PORT_CMD_SPIN_UP;
750 writel(cmd, port_mmio + PORT_CMD);
751}
752#endif
753
754static void ahci_start_port(struct ata_port *ap)
755{
66583c9f 756 struct ahci_host_priv *hpriv = ap->host->private_data;
365cfa1e
AV		 757 struct ahci_port_priv *pp = ap->private_data;
758 struct ata_link *link;
759 struct ahci_em_priv *emp;
760 ssize_t rc;
761 int i;
762
763 /* enable FIS reception */
764 ahci_start_fis_rx(ap);
765
66583c9f
BN		 766 /* enable DMA */
767 if (!(hpriv->flags & AHCI_HFLAG_DELAY_ENGINE))
768 ahci_start_engine(ap);
769
365cfa1e
AV		 770 /* turn on LEDs */
771 if (ap->flags & ATA_FLAG_EM) {
772 ata_for_each_link(link, ap, EDGE) {
773 emp = &pp->em_priv[link->pmp];
774
775 /* EM Transmit bit maybe busy during init */
776 for (i = 0; i < EM_MAX_RETRY; i++) {
777 rc = ahci_transmit_led_message(ap,
778 emp->led_state,
779 4);
780 if (rc == -EBUSY)
97750ceb 781 ata_msleep(ap, 1);
365cfa1e
AV		 782 else
783 break;
784 }
785 }
786 }
787
788 if (ap->flags & ATA_FLAG_SW_ACTIVITY)
789 ata_for_each_link(link, ap, EDGE)
790 ahci_init_sw_activity(link);
791
792}
793
794static int ahci_deinit_port(struct ata_port *ap, const char **emsg)
795{
796 int rc;
797
798 /* disable DMA */
799 rc = ahci_stop_engine(ap);
800 if (rc) {
801 *emsg = "failed to stop engine";
802 return rc;
803 }
804
805 /* disable FIS reception */
806 rc = ahci_stop_fis_rx(ap);
807 if (rc) {
808 *emsg = "failed stop FIS RX";
809 return rc;
810 }
811
812 return 0;
813}
814
815int ahci_reset_controller(struct ata_host *host)
816{
817 struct ahci_host_priv *hpriv = host->private_data;
818 void __iomem *mmio = hpriv->mmio;
819 u32 tmp;
820
821 /* we must be in AHCI mode, before using anything
822 * AHCI-specific, such as HOST_RESET.
823 */
824 ahci_enable_ahci(mmio);
825
826 /* global controller reset */
827 if (!ahci_skip_host_reset) {
828 tmp = readl(mmio + HOST_CTL);
829 if ((tmp & HOST_RESET) == 0) {
830 writel(tmp | HOST_RESET, mmio + HOST_CTL);
831 readl(mmio + HOST_CTL); /* flush */
832 }
833
834 /*
835 * to perform host reset, OS should set HOST_RESET
836 * and poll until this bit is read to be "0".
837 * reset must complete within 1 second, or
838 * the hardware should be considered fried.
839 */
97750ceb 840 tmp = ata_wait_register(NULL, mmio + HOST_CTL, HOST_RESET,
365cfa1e
AV		 841 HOST_RESET, 10, 1000);
842
843 if (tmp & HOST_RESET) {
a44fec1f
JP		 844 dev_err(host->dev, "controller reset failed (0x%x)\n",
845 tmp);
365cfa1e
AV		 846 return -EIO;
847 }
848
849 /* turn on AHCI mode */
850 ahci_enable_ahci(mmio);
851
852 /* Some registers might be cleared on reset. Restore
853 * initial values.
854 */
855 ahci_restore_initial_config(host);
856 } else
a44fec1f 857 dev_info(host->dev, "skipping global host reset\n");
365cfa1e
AV		 858
859 return 0;
860}
861EXPORT_SYMBOL_GPL(ahci_reset_controller);
862
863static void ahci_sw_activity(struct ata_link *link)
864{
865 struct ata_port *ap = link->ap;
866 struct ahci_port_priv *pp = ap->private_data;
867 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
868
869 if (!(link->flags & ATA_LFLAG_SW_ACTIVITY))
870 return;
871
872 emp->activity++;
873 if (!timer_pending(&emp->timer))
874 mod_timer(&emp->timer, jiffies + msecs_to_jiffies(10));
875}
876
877static void ahci_sw_activity_blink(unsigned long arg)
878{
879 struct ata_link *link = (struct ata_link *)arg;
880 struct ata_port *ap = link->ap;
881 struct ahci_port_priv *pp = ap->private_data;
882 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
883 unsigned long led_message = emp->led_state;
884 u32 activity_led_state;
885 unsigned long flags;
886
887 led_message &= EM_MSG_LED_VALUE;
888 led_message |= ap->port_no | (link->pmp << 8);
889
890 /* check to see if we've had activity. If so,
891 * toggle state of LED and reset timer. If not,
892 * turn LED to desired idle state.
893 */
894 spin_lock_irqsave(ap->lock, flags);
895 if (emp->saved_activity != emp->activity) {
896 emp->saved_activity = emp->activity;
897 /* get the current LED state */
898 activity_led_state = led_message & EM_MSG_LED_VALUE_ON;
899
900 if (activity_led_state)
901 activity_led_state = 0;
902 else
903 activity_led_state = 1;
904
905 /* clear old state */
906 led_message &= ~EM_MSG_LED_VALUE_ACTIVITY;
907
908 /* toggle state */
909 led_message |= (activity_led_state << 16);
910 mod_timer(&emp->timer, jiffies + msecs_to_jiffies(100));
911 } else {
912 /* switch to idle */
913 led_message &= ~EM_MSG_LED_VALUE_ACTIVITY;
914 if (emp->blink_policy == BLINK_OFF)
915 led_message |= (1 << 16);
916 }
917 spin_unlock_irqrestore(ap->lock, flags);
918 ahci_transmit_led_message(ap, led_message, 4);
919}
920
921static void ahci_init_sw_activity(struct ata_link *link)
922{
923 struct ata_port *ap = link->ap;
924 struct ahci_port_priv *pp = ap->private_data;
925 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
926
927 /* init activity stats, setup timer */
928 emp->saved_activity = emp->activity = 0;
929 setup_timer(&emp->timer, ahci_sw_activity_blink, (unsigned long)link);
930
931 /* check our blink policy and set flag for link if it's enabled */
932 if (emp->blink_policy)
933 link->flags |= ATA_LFLAG_SW_ACTIVITY;
934}
935
936int ahci_reset_em(struct ata_host *host)
937{
938 struct ahci_host_priv *hpriv = host->private_data;
939 void __iomem *mmio = hpriv->mmio;
940 u32 em_ctl;
941
942 em_ctl = readl(mmio + HOST_EM_CTL);
943 if ((em_ctl & EM_CTL_TM) || (em_ctl & EM_CTL_RST))
944 return -EINVAL;
945
946 writel(em_ctl | EM_CTL_RST, mmio + HOST_EM_CTL);
947 return 0;
948}
949EXPORT_SYMBOL_GPL(ahci_reset_em);
950
951static ssize_t ahci_transmit_led_message(struct ata_port *ap, u32 state,
952 ssize_t size)
953{
954 struct ahci_host_priv *hpriv = ap->host->private_data;
955 struct ahci_port_priv *pp = ap->private_data;
956 void __iomem *mmio = hpriv->mmio;
957 u32 em_ctl;
958 u32 message[] = {0, 0};
959 unsigned long flags;
960 int pmp;
961 struct ahci_em_priv *emp;
962
963 /* get the slot number from the message */
964 pmp = (state & EM_MSG_LED_PMP_SLOT) >> 8;
965 if (pmp < EM_MAX_SLOTS)
966 emp = &pp->em_priv[pmp];
967 else
968 return -EINVAL;
969
970 spin_lock_irqsave(ap->lock, flags);
971
972 /*
973 * if we are still busy transmitting a previous message,
974 * do not allow
975 */
976 em_ctl = readl(mmio + HOST_EM_CTL);
977 if (em_ctl & EM_CTL_TM) {
978 spin_unlock_irqrestore(ap->lock, flags);
979 return -EBUSY;
980 }
981
008dbd61
HZ		 982 if (hpriv->em_msg_type & EM_MSG_TYPE_LED) {
983 /*
984 * create message header - this is all zero except for
985 * the message size, which is 4 bytes.
986 */
987 message[0] |= (4 << 8);
365cfa1e 988
008dbd61
HZ		 989 /* ignore 0:4 of byte zero, fill in port info yourself */
990 message[1] = ((state & ~EM_MSG_LED_HBA_PORT) | ap->port_no);
365cfa1e 991
008dbd61
HZ		 992 /* write message to EM_LOC */
993 writel(message[0], mmio + hpriv->em_loc);
994 writel(message[1], mmio + hpriv->em_loc+4);
995
996 /*
997 * tell hardware to transmit the message
998 */
999 writel(em_ctl | EM_CTL_TM, mmio + HOST_EM_CTL);
1000 }
365cfa1e
AV		 1001
1002 /* save off new led state for port/slot */
1003 emp->led_state = state;
1004
365cfa1e
AV		 1005 spin_unlock_irqrestore(ap->lock, flags);
1006 return size;
1007}
1008
1009static ssize_t ahci_led_show(struct ata_port *ap, char *buf)
1010{
1011 struct ahci_port_priv *pp = ap->private_data;
1012 struct ata_link *link;
1013 struct ahci_em_priv *emp;
1014 int rc = 0;
1015
1016 ata_for_each_link(link, ap, EDGE) {
1017 emp = &pp->em_priv[link->pmp];
1018 rc += sprintf(buf, "%lx\n", emp->led_state);
1019 }
1020 return rc;
1021}
1022
1023static ssize_t ahci_led_store(struct ata_port *ap, const char *buf,
1024 size_t size)
1025{
1026 int state;
1027 int pmp;
1028 struct ahci_port_priv *pp = ap->private_data;
1029 struct ahci_em_priv *emp;
1030
1031 state = simple_strtoul(buf, NULL, 0);
1032
1033 /* get the slot number from the message */
1034 pmp = (state & EM_MSG_LED_PMP_SLOT) >> 8;
1035 if (pmp < EM_MAX_SLOTS)
1036 emp = &pp->em_priv[pmp];
1037 else
1038 return -EINVAL;
1039
1040 /* mask off the activity bits if we are in sw_activity
1041 * mode, user should turn off sw_activity before setting
1042 * activity led through em_message
1043 */
1044 if (emp->blink_policy)
1045 state &= ~EM_MSG_LED_VALUE_ACTIVITY;
1046
1047 return ahci_transmit_led_message(ap, state, size);
1048}
1049
1050static ssize_t ahci_activity_store(struct ata_device *dev, enum sw_activity val)
1051{
1052 struct ata_link *link = dev->link;
1053 struct ata_port *ap = link->ap;
1054 struct ahci_port_priv *pp = ap->private_data;
1055 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
1056 u32 port_led_state = emp->led_state;
1057
1058 /* save the desired Activity LED behavior */
1059 if (val == OFF) {
1060 /* clear LFLAG */
1061 link->flags &= ~(ATA_LFLAG_SW_ACTIVITY);
1062
1063 /* set the LED to OFF */
1064 port_led_state &= EM_MSG_LED_VALUE_OFF;
1065 port_led_state |= (ap->port_no | (link->pmp << 8));
1066 ahci_transmit_led_message(ap, port_led_state, 4);
1067 } else {
1068 link->flags |= ATA_LFLAG_SW_ACTIVITY;
1069 if (val == BLINK_OFF) {
1070 /* set LED to ON for idle */
1071 port_led_state &= EM_MSG_LED_VALUE_OFF;
1072 port_led_state |= (ap->port_no | (link->pmp << 8));
1073 port_led_state |= EM_MSG_LED_VALUE_ON; /* check this */
1074 ahci_transmit_led_message(ap, port_led_state, 4);
1075 }
1076 }
1077 emp->blink_policy = val;
1078 return 0;
1079}
1080
1081static ssize_t ahci_activity_show(struct ata_device *dev, char *buf)
1082{
1083 struct ata_link *link = dev->link;
1084 struct ata_port *ap = link->ap;
1085 struct ahci_port_priv *pp = ap->private_data;
1086 struct ahci_em_priv *emp = &pp->em_priv[link->pmp];
1087
1088 /* display the saved value of activity behavior for this
1089 * disk.
1090 */
1091 return sprintf(buf, "%d\n", emp->blink_policy);
1092}
1093
1094static void ahci_port_init(struct device *dev, struct ata_port *ap,
1095 int port_no, void __iomem *mmio,
1096 void __iomem *port_mmio)
1097{
1098 const char *emsg = NULL;
1099 int rc;
1100 u32 tmp;
1101
1102 /* make sure port is not active */
1103 rc = ahci_deinit_port(ap, &emsg);
1104 if (rc)
1105 dev_warn(dev, "%s (%d)\n", emsg, rc);
1106
1107 /* clear SError */
1108 tmp = readl(port_mmio + PORT_SCR_ERR);
1109 VPRINTK("PORT_SCR_ERR 0x%x\n", tmp);
1110 writel(tmp, port_mmio + PORT_SCR_ERR);
1111
1112 /* clear port IRQ */
1113 tmp = readl(port_mmio + PORT_IRQ_STAT);
1114 VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
1115 if (tmp)
1116 writel(tmp, port_mmio + PORT_IRQ_STAT);
1117
1118 writel(1 << port_no, mmio + HOST_IRQ_STAT);
1119}
1120
1121void ahci_init_controller(struct ata_host *host)
1122{
1123 struct ahci_host_priv *hpriv = host->private_data;
1124 void __iomem *mmio = hpriv->mmio;
1125 int i;
1126 void __iomem *port_mmio;
1127 u32 tmp;
1128
1129 for (i = 0; i < host->n_ports; i++) {
1130 struct ata_port *ap = host->ports[i];
1131
1132 port_mmio = ahci_port_base(ap);
1133 if (ata_port_is_dummy(ap))
1134 continue;
1135
1136 ahci_port_init(host->dev, ap, i, mmio, port_mmio);
1137 }
1138
1139 tmp = readl(mmio + HOST_CTL);
1140 VPRINTK("HOST_CTL 0x%x\n", tmp);
1141 writel(tmp | HOST_IRQ_EN, mmio + HOST_CTL);
1142 tmp = readl(mmio + HOST_CTL);
1143 VPRINTK("HOST_CTL 0x%x\n", tmp);
1144}
1145EXPORT_SYMBOL_GPL(ahci_init_controller);
1146
1147static void ahci_dev_config(struct ata_device *dev)
1148{
1149 struct ahci_host_priv *hpriv = dev->link->ap->host->private_data;
1150
1151 if (hpriv->flags & AHCI_HFLAG_SECT255) {
1152 dev->max_sectors = 255;
a9a79dfe
JP		 1153 ata_dev_info(dev,
1154 "SB600 AHCI: limiting to 255 sectors per cmd\n");
365cfa1e
AV		 1155 }
1156}
1157
bbb4ab43 1158unsigned int ahci_dev_classify(struct ata_port *ap)
365cfa1e
AV		 1159{
1160 void __iomem *port_mmio = ahci_port_base(ap);
1161 struct ata_taskfile tf;
1162 u32 tmp;
1163
1164 tmp = readl(port_mmio + PORT_SIG);
1165 tf.lbah = (tmp >> 24) & 0xff;
1166 tf.lbam = (tmp >> 16) & 0xff;
1167 tf.lbal = (tmp >> 8) & 0xff;
1168 tf.nsect = (tmp) & 0xff;
1169
1170 return ata_dev_classify(&tf);
1171}
bbb4ab43 1172EXPORT_SYMBOL_GPL(ahci_dev_classify);
365cfa1e 1173
02cdfcf0
DM		 1174void ahci_fill_cmd_slot(struct ahci_port_priv *pp, unsigned int tag,
1175 u32 opts)
365cfa1e
AV		 1176{
1177 dma_addr_t cmd_tbl_dma;
1178
1179 cmd_tbl_dma = pp->cmd_tbl_dma + tag * AHCI_CMD_TBL_SZ;
1180
1181 pp->cmd_slot[tag].opts = cpu_to_le32(opts);
1182 pp->cmd_slot[tag].status = 0;
1183 pp->cmd_slot[tag].tbl_addr = cpu_to_le32(cmd_tbl_dma & 0xffffffff);
1184 pp->cmd_slot[tag].tbl_addr_hi = cpu_to_le32((cmd_tbl_dma >> 16) >> 16);
1185}
02cdfcf0 1186EXPORT_SYMBOL_GPL(ahci_fill_cmd_slot);
365cfa1e
AV		 1187
1188int ahci_kick_engine(struct ata_port *ap)
1189{
1190 void __iomem *port_mmio = ahci_port_base(ap);
1191 struct ahci_host_priv *hpriv = ap->host->private_data;
1192 u8 status = readl(port_mmio + PORT_TFDATA) & 0xFF;
1193 u32 tmp;
1194 int busy, rc;
1195
1196 /* stop engine */
1197 rc = ahci_stop_engine(ap);
1198 if (rc)
1199 goto out_restart;
1200
1201 /* need to do CLO?
1202 * always do CLO if PMP is attached (AHCI-1.3 9.2)
1203 */
1204 busy = status & (ATA_BUSY | ATA_DRQ);
1205 if (!busy && !sata_pmp_attached(ap)) {
1206 rc = 0;
1207 goto out_restart;
1208 }
1209
1210 if (!(hpriv->cap & HOST_CAP_CLO)) {
1211 rc = -EOPNOTSUPP;
1212 goto out_restart;
1213 }
1214
1215 /* perform CLO */
1216 tmp = readl(port_mmio + PORT_CMD);
1217 tmp |= PORT_CMD_CLO;
1218 writel(tmp, port_mmio + PORT_CMD);
1219
1220 rc = 0;
97750ceb 1221 tmp = ata_wait_register(ap, port_mmio + PORT_CMD,
365cfa1e
AV		 1222 PORT_CMD_CLO, PORT_CMD_CLO, 1, 500);
1223 if (tmp & PORT_CMD_CLO)
1224 rc = -EIO;
1225
1226 /* restart engine */
1227 out_restart:
1228 ahci_start_engine(ap);
1229 return rc;
1230}
1231EXPORT_SYMBOL_GPL(ahci_kick_engine);
1232
1233static int ahci_exec_polled_cmd(struct ata_port *ap, int pmp,
1234 struct ata_taskfile *tf, int is_cmd, u16 flags,
1235 unsigned long timeout_msec)
1236{
1237 const u32 cmd_fis_len = 5; /* five dwords */
1238 struct ahci_port_priv *pp = ap->private_data;
1239 void __iomem *port_mmio = ahci_port_base(ap);
1240 u8 *fis = pp->cmd_tbl;
1241 u32 tmp;
1242
1243 /* prep the command */
1244 ata_tf_to_fis(tf, pmp, is_cmd, fis);
1245 ahci_fill_cmd_slot(pp, 0, cmd_fis_len | flags | (pmp << 12));
1246
d2b76ee2
XY		 1247 /* set port value for softreset of Port Multiplier */
1248 if (pp->fbs_enabled && pp->fbs_last_dev != pmp) {
1249 tmp = readl(port_mmio + PORT_FBS);
1250 tmp &= ~(PORT_FBS_DEV_MASK | PORT_FBS_DEC);
1251 tmp |= pmp << PORT_FBS_DEV_OFFSET;
1252 writel(tmp, port_mmio + PORT_FBS);
1253 pp->fbs_last_dev = pmp;
1254 }
1255
365cfa1e
AV		 1256 /* issue & wait */
1257 writel(1, port_mmio + PORT_CMD_ISSUE);
1258
1259 if (timeout_msec) {
97750ceb
TH		 1260 tmp = ata_wait_register(ap, port_mmio + PORT_CMD_ISSUE,
1261 0x1, 0x1, 1, timeout_msec);
365cfa1e
AV		 1262 if (tmp & 0x1) {
1263 ahci_kick_engine(ap);
1264 return -EBUSY;
1265 }
1266 } else
1267 readl(port_mmio + PORT_CMD_ISSUE); /* flush */
1268
1269 return 0;
1270}
1271
1272int ahci_do_softreset(struct ata_link *link, unsigned int *class,
1273 int pmp, unsigned long deadline,
1274 int (*check_ready)(struct ata_link *link))
1275{
1276 struct ata_port *ap = link->ap;
1277 struct ahci_host_priv *hpriv = ap->host->private_data;
420df0f5 1278 struct ahci_port_priv *pp = ap->private_data;
365cfa1e
AV		 1279 const char *reason = NULL;
1280 unsigned long now, msecs;
1281 struct ata_taskfile tf;
420df0f5 1282 bool fbs_disabled = false;
365cfa1e
AV		 1283 int rc;
1284
1285 DPRINTK("ENTER\n");
1286
1287 /* prepare for SRST (AHCI-1.1 10.4.1) */
1288 rc = ahci_kick_engine(ap);
1289 if (rc && rc != -EOPNOTSUPP)
a9a79dfe 1290 ata_link_warn(link, "failed to reset engine (errno=%d)\n", rc);
365cfa1e 1291
420df0f5 1292 /*
1293 * According to AHCI-1.2 9.3.9: if FBS is enable, software shall
1294 * clear PxFBS.EN to '0' prior to issuing software reset to devices
1295 * that is attached to port multiplier.
1296 */
1297 if (!ata_is_host_link(link) && pp->fbs_enabled) {
1298 ahci_disable_fbs(ap);
1299 fbs_disabled = true;
1300 }
1301
365cfa1e
AV		 1302 ata_tf_init(link->device, &tf);
1303
1304 /* issue the first D2H Register FIS */
1305 msecs = 0;
1306 now = jiffies;
f1f5a807 1307 if (time_after(deadline, now))
365cfa1e
AV		 1308 msecs = jiffies_to_msecs(deadline - now);
1309
1310 tf.ctl |= ATA_SRST;
1311 if (ahci_exec_polled_cmd(ap, pmp, &tf, 0,
1312 AHCI_CMD_RESET | AHCI_CMD_CLR_BUSY, msecs)) {
1313 rc = -EIO;
1314 reason = "1st FIS failed";
1315 goto fail;
1316 }
1317
1318 /* spec says at least 5us, but be generous and sleep for 1ms */
97750ceb 1319 ata_msleep(ap, 1);
365cfa1e
AV		 1320
1321 /* issue the second D2H Register FIS */
1322 tf.ctl &= ~ATA_SRST;
1323 ahci_exec_polled_cmd(ap, pmp, &tf, 0, 0, 0);
1324
1325 /* wait for link to become ready */
1326 rc = ata_wait_after_reset(link, deadline, check_ready);
1327 if (rc == -EBUSY && hpriv->flags & AHCI_HFLAG_SRST_TOUT_IS_OFFLINE) {
1328 /*
1329 * Workaround for cases where link online status can't
1330 * be trusted. Treat device readiness timeout as link
1331 * offline.
1332 */
a9a79dfe 1333 ata_link_info(link, "device not ready, treating as offline\n");
365cfa1e
AV		 1334 *class = ATA_DEV_NONE;
1335 } else if (rc) {
1336 /* link occupied, -ENODEV too is an error */
1337 reason = "device not ready";
1338 goto fail;
1339 } else
1340 *class = ahci_dev_classify(ap);
1341
420df0f5 1342 /* re-enable FBS if disabled before */
1343 if (fbs_disabled)
1344 ahci_enable_fbs(ap);
1345
365cfa1e
AV		 1346 DPRINTK("EXIT, class=%u\n", *class);
1347 return 0;
1348
1349 fail:
a9a79dfe 1350 ata_link_err(link, "softreset failed (%s)\n", reason);
365cfa1e
AV		 1351 return rc;
1352}
1353
1354int ahci_check_ready(struct ata_link *link)
1355{
1356 void __iomem *port_mmio = ahci_port_base(link->ap);
1357 u8 status = readl(port_mmio + PORT_TFDATA) & 0xFF;
1358
1359 return ata_check_ready(status);
1360}
1361EXPORT_SYMBOL_GPL(ahci_check_ready);
1362
1363static int ahci_softreset(struct ata_link *link, unsigned int *class,
1364 unsigned long deadline)
1365{
1366 int pmp = sata_srst_pmp(link);
1367
1368 DPRINTK("ENTER\n");
1369
1370 return ahci_do_softreset(link, class, pmp, deadline, ahci_check_ready);
1371}
1372EXPORT_SYMBOL_GPL(ahci_do_softreset);
1373
345347c5
YHC		 1374static int ahci_bad_pmp_check_ready(struct ata_link *link)
1375{
1376 void __iomem *port_mmio = ahci_port_base(link->ap);
1377 u8 status = readl(port_mmio + PORT_TFDATA) & 0xFF;
1378 u32 irq_status = readl(port_mmio + PORT_IRQ_STAT);
1379
1380 /*
1381 * There is no need to check TFDATA if BAD PMP is found due to HW bug,
1382 * which can save timeout delay.
1383 */
1384 if (irq_status & PORT_IRQ_BAD_PMP)
1385 return -EIO;
1386
1387 return ata_check_ready(status);
1388}
1389
1390int ahci_pmp_retry_softreset(struct ata_link *link, unsigned int *class,
1391 unsigned long deadline)
1392{
1393 struct ata_port *ap = link->ap;
1394 void __iomem *port_mmio = ahci_port_base(ap);
1395 int pmp = sata_srst_pmp(link);
1396 int rc;
1397 u32 irq_sts;
1398
1399 DPRINTK("ENTER\n");
1400
1401 rc = ahci_do_softreset(link, class, pmp, deadline,
1402 ahci_bad_pmp_check_ready);
1403
1404 /*
1405 * Soft reset fails with IPMS set when PMP is enabled but
1406 * SATA HDD/ODD is connected to SATA port, do soft reset
1407 * again to port 0.
1408 */
1409 if (rc == -EIO) {
1410 irq_sts = readl(port_mmio + PORT_IRQ_STAT);
1411 if (irq_sts & PORT_IRQ_BAD_PMP) {
39f80acb 1412 ata_link_warn(link,
345347c5
YHC		 1413 "applying PMP SRST workaround "
1414 "and retrying\n");
1415 rc = ahci_do_softreset(link, class, 0, deadline,
1416 ahci_check_ready);
1417 }
1418 }
1419
1420 return rc;
1421}
1422
365cfa1e
AV		 1423static int ahci_hardreset(struct ata_link *link, unsigned int *class,
1424 unsigned long deadline)
1425{
1426 const unsigned long *timing = sata_ehc_deb_timing(&link->eh_context);
1427 struct ata_port *ap = link->ap;
1428 struct ahci_port_priv *pp = ap->private_data;
1429 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
1430 struct ata_taskfile tf;
1431 bool online;
1432 int rc;
1433
1434 DPRINTK("ENTER\n");
1435
1436 ahci_stop_engine(ap);
1437
1438 /* clear D2H reception area to properly wait for D2H FIS */
1439 ata_tf_init(link->device, &tf);
1440 tf.command = 0x80;
1441 ata_tf_to_fis(&tf, 0, 0, d2h_fis);
1442
1443 rc = sata_link_hardreset(link, timing, deadline, &online,
1444 ahci_check_ready);
1445
1446 ahci_start_engine(ap);
1447
1448 if (online)
1449 *class = ahci_dev_classify(ap);
1450
1451 DPRINTK("EXIT, rc=%d, class=%u\n", rc, *class);
1452 return rc;
1453}
1454
1455static void ahci_postreset(struct ata_link *link, unsigned int *class)
1456{
1457 struct ata_port *ap = link->ap;
1458 void __iomem *port_mmio = ahci_port_base(ap);
1459 u32 new_tmp, tmp;
1460
1461 ata_std_postreset(link, class);
1462
1463 /* Make sure port's ATAPI bit is set appropriately */
1464 new_tmp = tmp = readl(port_mmio + PORT_CMD);
1465 if (*class == ATA_DEV_ATAPI)
1466 new_tmp |= PORT_CMD_ATAPI;
1467 else
1468 new_tmp &= ~PORT_CMD_ATAPI;
1469 if (new_tmp != tmp) {
1470 writel(new_tmp, port_mmio + PORT_CMD);
1471 readl(port_mmio + PORT_CMD); /* flush */
1472 }
1473}
1474
1475static unsigned int ahci_fill_sg(struct ata_queued_cmd *qc, void *cmd_tbl)
1476{
1477 struct scatterlist *sg;
1478 struct ahci_sg *ahci_sg = cmd_tbl + AHCI_CMD_TBL_HDR_SZ;
1479 unsigned int si;
1480
1481 VPRINTK("ENTER\n");
1482
1483 /*
1484 * Next, the S/G list.
1485 */
1486 for_each_sg(qc->sg, sg, qc->n_elem, si) {
1487 dma_addr_t addr = sg_dma_address(sg);
1488 u32 sg_len = sg_dma_len(sg);
1489
1490 ahci_sg[si].addr = cpu_to_le32(addr & 0xffffffff);
1491 ahci_sg[si].addr_hi = cpu_to_le32((addr >> 16) >> 16);
1492 ahci_sg[si].flags_size = cpu_to_le32(sg_len - 1);
1493 }
1494
1495 return si;
1496}
1497
1498static int ahci_pmp_qc_defer(struct ata_queued_cmd *qc)
1499{
1500 struct ata_port *ap = qc->ap;
1501 struct ahci_port_priv *pp = ap->private_data;
1502
1503 if (!sata_pmp_attached(ap) || pp->fbs_enabled)
1504 return ata_std_qc_defer(qc);
1505 else
1506 return sata_pmp_qc_defer_cmd_switch(qc);
1507}
1508
1509static void ahci_qc_prep(struct ata_queued_cmd *qc)
1510{
1511 struct ata_port *ap = qc->ap;
1512 struct ahci_port_priv *pp = ap->private_data;
1513 int is_atapi = ata_is_atapi(qc->tf.protocol);
1514 void *cmd_tbl;
1515 u32 opts;
1516 const u32 cmd_fis_len = 5; /* five dwords */
1517 unsigned int n_elem;
1518
1519 /*
1520 * Fill in command table information. First, the header,
1521 * a SATA Register - Host to Device command FIS.
1522 */
1523 cmd_tbl = pp->cmd_tbl + qc->tag * AHCI_CMD_TBL_SZ;
1524
1525 ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, cmd_tbl);
1526 if (is_atapi) {
1527 memset(cmd_tbl + AHCI_CMD_TBL_CDB, 0, 32);
1528 memcpy(cmd_tbl + AHCI_CMD_TBL_CDB, qc->cdb, qc->dev->cdb_len);
1529 }
1530
1531 n_elem = 0;
1532 if (qc->flags & ATA_QCFLAG_DMAMAP)
1533 n_elem = ahci_fill_sg(qc, cmd_tbl);
1534
1535 /*
1536 * Fill in command slot information.
1537 */
1538 opts = cmd_fis_len | n_elem << 16 | (qc->dev->link->pmp << 12);
1539 if (qc->tf.flags & ATA_TFLAG_WRITE)
1540 opts |= AHCI_CMD_WRITE;
1541 if (is_atapi)
1542 opts |= AHCI_CMD_ATAPI | AHCI_CMD_PREFETCH;
1543
1544 ahci_fill_cmd_slot(pp, qc->tag, opts);
1545}
1546
1547static void ahci_fbs_dec_intr(struct ata_port *ap)
1548{
1549 struct ahci_port_priv *pp = ap->private_data;
1550 void __iomem *port_mmio = ahci_port_base(ap);
1551 u32 fbs = readl(port_mmio + PORT_FBS);
1552 int retries = 3;
1553
1554 DPRINTK("ENTER\n");
1555 BUG_ON(!pp->fbs_enabled);
1556
1557 /* time to wait for DEC is not specified by AHCI spec,
1558 * add a retry loop for safety.
1559 */
1560 writel(fbs | PORT_FBS_DEC, port_mmio + PORT_FBS);
1561 fbs = readl(port_mmio + PORT_FBS);
1562 while ((fbs & PORT_FBS_DEC) && retries--) {
1563 udelay(1);
1564 fbs = readl(port_mmio + PORT_FBS);
1565 }
1566
1567 if (fbs & PORT_FBS_DEC)
a44fec1f 1568 dev_err(ap->host->dev, "failed to clear device error\n");
365cfa1e
AV		 1569}
1570
1571static void ahci_error_intr(struct ata_port *ap, u32 irq_stat)
1572{
1573 struct ahci_host_priv *hpriv = ap->host->private_data;
1574 struct ahci_port_priv *pp = ap->private_data;
1575 struct ata_eh_info *host_ehi = &ap->link.eh_info;
1576 struct ata_link *link = NULL;
1577 struct ata_queued_cmd *active_qc;
1578 struct ata_eh_info *active_ehi;
1579 bool fbs_need_dec = false;
1580 u32 serror;
1581
1582 /* determine active link with error */
1583 if (pp->fbs_enabled) {
1584 void __iomem *port_mmio = ahci_port_base(ap);
1585 u32 fbs = readl(port_mmio + PORT_FBS);
1586 int pmp = fbs >> PORT_FBS_DWE_OFFSET;
1587
f4f391e8 1588 if ((fbs & PORT_FBS_SDE) && (pmp < ap->nr_pmp_links)) {
365cfa1e
AV		 1589 link = &ap->pmp_link[pmp];
1590 fbs_need_dec = true;
1591 }
1592
1593 } else
1594 ata_for_each_link(link, ap, EDGE)
1595 if (ata_link_active(link))
1596 break;
1597
1598 if (!link)
1599 link = &ap->link;
1600
1601 active_qc = ata_qc_from_tag(ap, link->active_tag);
1602 active_ehi = &link->eh_info;
1603
1604 /* record irq stat */
1605 ata_ehi_clear_desc(host_ehi);
1606 ata_ehi_push_desc(host_ehi, "irq_stat 0x%08x", irq_stat);
1607
1608 /* AHCI needs SError cleared; otherwise, it might lock up */
1609 ahci_scr_read(&ap->link, SCR_ERROR, &serror);
1610 ahci_scr_write(&ap->link, SCR_ERROR, serror);
1611 host_ehi->serror |= serror;
1612
1613 /* some controllers set IRQ_IF_ERR on device errors, ignore it */
1614 if (hpriv->flags & AHCI_HFLAG_IGN_IRQ_IF_ERR)
1615 irq_stat &= ~PORT_IRQ_IF_ERR;
1616
1617 if (irq_stat & PORT_IRQ_TF_ERR) {
1618 /* If qc is active, charge it; otherwise, the active
1619 * link. There's no active qc on NCQ errors. It will
1620 * be determined by EH by reading log page 10h.
1621 */
1622 if (active_qc)
1623 active_qc->err_mask |= AC_ERR_DEV;
1624 else
1625 active_ehi->err_mask |= AC_ERR_DEV;
1626
1627 if (hpriv->flags & AHCI_HFLAG_IGN_SERR_INTERNAL)
1628 host_ehi->serror &= ~SERR_INTERNAL;
1629 }
1630
1631 if (irq_stat & PORT_IRQ_UNK_FIS) {
1632 u32 *unk = (u32 *)(pp->rx_fis + RX_FIS_UNK);
1633
1634 active_ehi->err_mask |= AC_ERR_HSM;
1635 active_ehi->action |= ATA_EH_RESET;
1636 ata_ehi_push_desc(active_ehi,
1637 "unknown FIS %08x %08x %08x %08x" ,
1638 unk[0], unk[1], unk[2], unk[3]);
1639 }
1640
1641 if (sata_pmp_attached(ap) && (irq_stat & PORT_IRQ_BAD_PMP)) {
1642 active_ehi->err_mask |= AC_ERR_HSM;
1643 active_ehi->action |= ATA_EH_RESET;
1644 ata_ehi_push_desc(active_ehi, "incorrect PMP");
1645 }
1646
1647 if (irq_stat & (PORT_IRQ_HBUS_ERR | PORT_IRQ_HBUS_DATA_ERR)) {
1648 host_ehi->err_mask |= AC_ERR_HOST_BUS;
1649 host_ehi->action |= ATA_EH_RESET;
1650 ata_ehi_push_desc(host_ehi, "host bus error");
1651 }
1652
1653 if (irq_stat & PORT_IRQ_IF_ERR) {
1654 if (fbs_need_dec)
1655 active_ehi->err_mask |= AC_ERR_DEV;
1656 else {
1657 host_ehi->err_mask |= AC_ERR_ATA_BUS;
1658 host_ehi->action |= ATA_EH_RESET;
1659 }
1660
1661 ata_ehi_push_desc(host_ehi, "interface fatal error");
1662 }
1663
1664 if (irq_stat & (PORT_IRQ_CONNECT | PORT_IRQ_PHYRDY)) {
1665 ata_ehi_hotplugged(host_ehi);
1666 ata_ehi_push_desc(host_ehi, "%s",
1667 irq_stat & PORT_IRQ_CONNECT ?
1668 "connection status changed" : "PHY RDY changed");
1669 }
1670
1671 /* okay, let's hand over to EH */
1672
1673 if (irq_stat & PORT_IRQ_FREEZE)
1674 ata_port_freeze(ap);
1675 else if (fbs_need_dec) {
1676 ata_link_abort(link);
1677 ahci_fbs_dec_intr(ap);
1678 } else
1679 ata_port_abort(ap);
1680}
1681
5ca72c4f
AG		 1682static void ahci_handle_port_interrupt(struct ata_port *ap,
1683 void __iomem *port_mmio, u32 status)
365cfa1e 1684{
365cfa1e
AV		 1685 struct ata_eh_info *ehi = &ap->link.eh_info;
1686 struct ahci_port_priv *pp = ap->private_data;
1687 struct ahci_host_priv *hpriv = ap->host->private_data;
1688 int resetting = !!(ap->pflags & ATA_PFLAG_RESETTING);
5ca72c4f 1689 u32 qc_active = 0;
365cfa1e
AV		 1690 int rc;
1691
365cfa1e
AV		 1692 /* ignore BAD_PMP while resetting */
1693 if (unlikely(resetting))
1694 status &= ~PORT_IRQ_BAD_PMP;
1695
8d850bbf 1696 if (sata_lpm_ignore_phy_events(&ap->link)) {
365cfa1e 1697 status &= ~PORT_IRQ_PHYRDY;
6b7ae954 1698 ahci_scr_write(&ap->link, SCR_ERROR, SERR_PHYRDY_CHG);
365cfa1e
AV		 1699 }
1700
1701 if (unlikely(status & PORT_IRQ_ERROR)) {
1702 ahci_error_intr(ap, status);
1703 return;
1704 }
1705
1706 if (status & PORT_IRQ_SDB_FIS) {
1707 /* If SNotification is available, leave notification
1708 * handling to sata_async_notification(). If not,
1709 * emulate it by snooping SDB FIS RX area.
1710 *
1711 * Snooping FIS RX area is probably cheaper than
1712 * poking SNotification but some constrollers which
1713 * implement SNotification, ICH9 for example, don't
1714 * store AN SDB FIS into receive area.
1715 */
1716 if (hpriv->cap & HOST_CAP_SNTF)
1717 sata_async_notification(ap);
1718 else {
1719 /* If the 'N' bit in word 0 of the FIS is set,
1720 * we just received asynchronous notification.
1721 * Tell libata about it.
1722 *
1723 * Lack of SNotification should not appear in
1724 * ahci 1.2, so the workaround is unnecessary
1725 * when FBS is enabled.
1726 */
1727 if (pp->fbs_enabled)
1728 WARN_ON_ONCE(1);
1729 else {
1730 const __le32 *f = pp->rx_fis + RX_FIS_SDB;
1731 u32 f0 = le32_to_cpu(f[0]);
1732 if (f0 & (1 << 15))
1733 sata_async_notification(ap);
1734 }
1735 }
1736 }
1737
1738 /* pp->active_link is not reliable once FBS is enabled, both
1739 * PORT_SCR_ACT and PORT_CMD_ISSUE should be checked because
1740 * NCQ and non-NCQ commands may be in flight at the same time.
1741 */
1742 if (pp->fbs_enabled) {
1743 if (ap->qc_active) {
1744 qc_active = readl(port_mmio + PORT_SCR_ACT);
1745 qc_active |= readl(port_mmio + PORT_CMD_ISSUE);
1746 }
1747 } else {
1748 /* pp->active_link is valid iff any command is in flight */
1749 if (ap->qc_active && pp->active_link->sactive)
1750 qc_active = readl(port_mmio + PORT_SCR_ACT);
1751 else
1752 qc_active = readl(port_mmio + PORT_CMD_ISSUE);
1753 }
1754
1755
1756 rc = ata_qc_complete_multiple(ap, qc_active);
1757
1758 /* while resetting, invalid completions are expected */
1759 if (unlikely(rc < 0 && !resetting)) {
1760 ehi->err_mask |= AC_ERR_HSM;
1761 ehi->action |= ATA_EH_RESET;
1762 ata_port_freeze(ap);
1763 }
1764}
1765
5ca72c4f
AG		 1766void ahci_port_intr(struct ata_port *ap)
1767{
1768 void __iomem *port_mmio = ahci_port_base(ap);
1769 u32 status;
1770
1771 status = readl(port_mmio + PORT_IRQ_STAT);
1772 writel(status, port_mmio + PORT_IRQ_STAT);
1773
1774 ahci_handle_port_interrupt(ap, port_mmio, status);
1775}
1776
1777irqreturn_t ahci_thread_fn(int irq, void *dev_instance)
1778{
1779 struct ata_port *ap = dev_instance;
1780 struct ahci_port_priv *pp = ap->private_data;
1781 void __iomem *port_mmio = ahci_port_base(ap);
1782 unsigned long flags;
1783 u32 status;
1784
1785 spin_lock_irqsave(&ap->host->lock, flags);
1786 status = pp->intr_status;
1787 if (status)
1788 pp->intr_status = 0;
1789 spin_unlock_irqrestore(&ap->host->lock, flags);
1790
1791 spin_lock_bh(ap->lock);
1792 ahci_handle_port_interrupt(ap, port_mmio, status);
1793 spin_unlock_bh(ap->lock);
1794
1795 return IRQ_HANDLED;
1796}
1797EXPORT_SYMBOL_GPL(ahci_thread_fn);
1798
1799void ahci_hw_port_interrupt(struct ata_port *ap)
1800{
1801 void __iomem *port_mmio = ahci_port_base(ap);
1802 struct ahci_port_priv *pp = ap->private_data;
1803 u32 status;
1804
1805 status = readl(port_mmio + PORT_IRQ_STAT);
1806 writel(status, port_mmio + PORT_IRQ_STAT);
1807
1808 pp->intr_status |= status;
1809}
1810
1811irqreturn_t ahci_hw_interrupt(int irq, void *dev_instance)
1812{
1813 struct ata_port *ap_this = dev_instance;
1814 struct ahci_port_priv *pp = ap_this->private_data;
1815 struct ata_host *host = ap_this->host;
1816 struct ahci_host_priv *hpriv = host->private_data;
1817 void __iomem *mmio = hpriv->mmio;
1818 unsigned int i;
1819 u32 irq_stat, irq_masked;
1820
1821 VPRINTK("ENTER\n");
1822
1823 spin_lock(&host->lock);
1824
1825 irq_stat = readl(mmio + HOST_IRQ_STAT);
1826
1827 if (!irq_stat) {
1828 u32 status = pp->intr_status;
1829
1830 spin_unlock(&host->lock);
1831
1832 VPRINTK("EXIT\n");
1833
1834 return status ? IRQ_WAKE_THREAD : IRQ_NONE;
1835 }
1836
1837 irq_masked = irq_stat & hpriv->port_map;
1838
1839 for (i = 0; i < host->n_ports; i++) {
1840 struct ata_port *ap;
1841
1842 if (!(irq_masked & (1 << i)))
1843 continue;
1844
1845 ap = host->ports[i];
1846 if (ap) {
1847 ahci_hw_port_interrupt(ap);
1848 VPRINTK("port %u\n", i);
1849 } else {
1850 VPRINTK("port %u (no irq)\n", i);
1851 if (ata_ratelimit())
1852 dev_warn(host->dev,
1853 "interrupt on disabled port %u\n", i);
1854 }
1855 }
1856
1857 writel(irq_stat, mmio + HOST_IRQ_STAT);
1858
1859 spin_unlock(&host->lock);
1860
1861 VPRINTK("EXIT\n");
1862
1863 return IRQ_WAKE_THREAD;
1864}
1865EXPORT_SYMBOL_GPL(ahci_hw_interrupt);
1866
365cfa1e
AV		 1867irqreturn_t ahci_interrupt(int irq, void *dev_instance)
1868{
1869 struct ata_host *host = dev_instance;
1870 struct ahci_host_priv *hpriv;
1871 unsigned int i, handled = 0;
1872 void __iomem *mmio;
1873 u32 irq_stat, irq_masked;
1874
1875 VPRINTK("ENTER\n");
1876
1877 hpriv = host->private_data;
1878 mmio = hpriv->mmio;
1879
1880 /* sigh. 0xffffffff is a valid return from h/w */
1881 irq_stat = readl(mmio + HOST_IRQ_STAT);
1882 if (!irq_stat)
1883 return IRQ_NONE;
1884
1885 irq_masked = irq_stat & hpriv->port_map;
1886
1887 spin_lock(&host->lock);
1888
1889 for (i = 0; i < host->n_ports; i++) {
1890 struct ata_port *ap;
1891
1892 if (!(irq_masked & (1 << i)))
1893 continue;
1894
1895 ap = host->ports[i];
1896 if (ap) {
1897 ahci_port_intr(ap);
1898 VPRINTK("port %u\n", i);
1899 } else {
1900 VPRINTK("port %u (no irq)\n", i);
1901 if (ata_ratelimit())
a44fec1f
JP		 1902 dev_warn(host->dev,
1903 "interrupt on disabled port %u\n", i);
365cfa1e
AV		 1904 }
1905
1906 handled = 1;
1907 }
1908
1909 /* HOST_IRQ_STAT behaves as level triggered latch meaning that
1910 * it should be cleared after all the port events are cleared;
1911 * otherwise, it will raise a spurious interrupt after each
1912 * valid one. Please read section 10.6.2 of ahci 1.1 for more
1913 * information.
1914 *
1915 * Also, use the unmasked value to clear interrupt as spurious
1916 * pending event on a dummy port might cause screaming IRQ.
1917 */
1918 writel(irq_stat, mmio + HOST_IRQ_STAT);
1919
1920 spin_unlock(&host->lock);
1921
1922 VPRINTK("EXIT\n");
1923
1924 return IRQ_RETVAL(handled);
1925}
1926EXPORT_SYMBOL_GPL(ahci_interrupt);
1927
1928static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc)
1929{
1930 struct ata_port *ap = qc->ap;
1931 void __iomem *port_mmio = ahci_port_base(ap);
1932 struct ahci_port_priv *pp = ap->private_data;
1933
1934 /* Keep track of the currently active link. It will be used
1935 * in completion path to determine whether NCQ phase is in
1936 * progress.
1937 */
1938 pp->active_link = qc->dev->link;
1939
1940 if (qc->tf.protocol == ATA_PROT_NCQ)
1941 writel(1 << qc->tag, port_mmio + PORT_SCR_ACT);
1942
1943 if (pp->fbs_enabled && pp->fbs_last_dev != qc->dev->link->pmp) {
1944 u32 fbs = readl(port_mmio + PORT_FBS);
1945 fbs &= ~(PORT_FBS_DEV_MASK | PORT_FBS_DEC);
1946 fbs |= qc->dev->link->pmp << PORT_FBS_DEV_OFFSET;
1947 writel(fbs, port_mmio + PORT_FBS);
1948 pp->fbs_last_dev = qc->dev->link->pmp;
1949 }
1950
1951 writel(1 << qc->tag, port_mmio + PORT_CMD_ISSUE);
1952
1953 ahci_sw_activity(qc->dev->link);
1954
1955 return 0;
1956}
1957
1958static bool ahci_qc_fill_rtf(struct ata_queued_cmd *qc)
1959{
1960 struct ahci_port_priv *pp = qc->ap->private_data;
6ad60195 1961 u8 *rx_fis = pp->rx_fis;
365cfa1e
AV		 1962
1963 if (pp->fbs_enabled)
6ad60195
TH		 1964 rx_fis += qc->dev->link->pmp * AHCI_RX_FIS_SZ;
1965
1966 /*
1967 * After a successful execution of an ATA PIO data-in command,
1968 * the device doesn't send D2H Reg FIS to update the TF and
1969 * the host should take TF and E_Status from the preceding PIO
1970 * Setup FIS.
1971 */
1972 if (qc->tf.protocol == ATA_PROT_PIO && qc->dma_dir == DMA_FROM_DEVICE &&
1973 !(qc->flags & ATA_QCFLAG_FAILED)) {
1974 ata_tf_from_fis(rx_fis + RX_FIS_PIO_SETUP, &qc->result_tf);
1975 qc->result_tf.command = (rx_fis + RX_FIS_PIO_SETUP)[15];
1976 } else
1977 ata_tf_from_fis(rx_fis + RX_FIS_D2H_REG, &qc->result_tf);
365cfa1e 1978
365cfa1e
AV		 1979 return true;
1980}
1981
1982static void ahci_freeze(struct ata_port *ap)
1983{
1984 void __iomem *port_mmio = ahci_port_base(ap);
1985
1986 /* turn IRQ off */
1987 writel(0, port_mmio + PORT_IRQ_MASK);
1988}
1989
1990static void ahci_thaw(struct ata_port *ap)
1991{
1992 struct ahci_host_priv *hpriv = ap->host->private_data;
1993 void __iomem *mmio = hpriv->mmio;
1994 void __iomem *port_mmio = ahci_port_base(ap);
1995 u32 tmp;
1996 struct ahci_port_priv *pp = ap->private_data;
1997
1998 /* clear IRQ */
1999 tmp = readl(port_mmio + PORT_IRQ_STAT);
2000 writel(tmp, port_mmio + PORT_IRQ_STAT);
2001 writel(1 << ap->port_no, mmio + HOST_IRQ_STAT);
2002
2003 /* turn IRQ back on */
2004 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
2005}
2006
2007static void ahci_error_handler(struct ata_port *ap)
2008{
2009 if (!(ap->pflags & ATA_PFLAG_FROZEN)) {
2010 /* restart engine */
2011 ahci_stop_engine(ap);
2012 ahci_start_engine(ap);
2013 }
2014
2015 sata_pmp_error_handler(ap);
0ee71952
TH		 2016
2017 if (!ata_dev_enabled(ap->link.device))
2018 ahci_stop_engine(ap);
365cfa1e
AV		 2019}
2020
2021static void ahci_post_internal_cmd(struct ata_queued_cmd *qc)
2022{
2023 struct ata_port *ap = qc->ap;
2024
2025 /* make DMA engine forget about the failed command */
2026 if (qc->flags & ATA_QCFLAG_FAILED)
2027 ahci_kick_engine(ap);
2028}
2029
65fe1f0f
SH		 2030static void ahci_set_aggressive_devslp(struct ata_port *ap, bool sleep)
2031{
2032 void __iomem *port_mmio = ahci_port_base(ap);
2033 struct ata_device *dev = ap->link.device;
2034 u32 devslp, dm, dito, mdat, deto;
2035 int rc;
2036 unsigned int err_mask;
2037
2038 devslp = readl(port_mmio + PORT_DEVSLP);
2039 if (!(devslp & PORT_DEVSLP_DSP)) {
2040 dev_err(ap->host->dev, "port does not support device sleep\n");
2041 return;
2042 }
2043
2044 /* disable device sleep */
2045 if (!sleep) {
2046 if (devslp & PORT_DEVSLP_ADSE) {
2047 writel(devslp & ~PORT_DEVSLP_ADSE,
2048 port_mmio + PORT_DEVSLP);
2049 err_mask = ata_dev_set_feature(dev,
2050 SETFEATURES_SATA_DISABLE,
2051 SATA_DEVSLP);
2052 if (err_mask && err_mask != AC_ERR_DEV)
2053 ata_dev_warn(dev, "failed to disable DEVSLP\n");
2054 }
2055 return;
2056 }
2057
2058 /* device sleep was already enabled */
2059 if (devslp & PORT_DEVSLP_ADSE)
2060 return;
2061
2062 /* set DITO, MDAT, DETO and enable DevSlp, need to stop engine first */
2063 rc = ahci_stop_engine(ap);
2064 if (rc)
2065 return;
2066
2067 dm = (devslp & PORT_DEVSLP_DM_MASK) >> PORT_DEVSLP_DM_OFFSET;
2068 dito = devslp_idle_timeout / (dm + 1);
2069 if (dito > 0x3ff)
2070 dito = 0x3ff;
2071
2072 /* Use the nominal value 10 ms if the read MDAT is zero,
2073 * the nominal value of DETO is 20 ms.
2074 */
803739d2 2075 if (dev->devslp_timing[ATA_LOG_DEVSLP_VALID] &
65fe1f0f 2076 ATA_LOG_DEVSLP_VALID_MASK) {
803739d2 2077 mdat = dev->devslp_timing[ATA_LOG_DEVSLP_MDAT] &
65fe1f0f
SH		 2078 ATA_LOG_DEVSLP_MDAT_MASK;
2079 if (!mdat)
2080 mdat = 10;
803739d2 2081 deto = dev->devslp_timing[ATA_LOG_DEVSLP_DETO];
65fe1f0f
SH		 2082 if (!deto)
2083 deto = 20;
2084 } else {
2085 mdat = 10;
2086 deto = 20;
2087 }
2088
2089 devslp |= ((dito << PORT_DEVSLP_DITO_OFFSET) |
2090 (mdat << PORT_DEVSLP_MDAT_OFFSET) |
2091 (deto << PORT_DEVSLP_DETO_OFFSET) |
2092 PORT_DEVSLP_ADSE);
2093 writel(devslp, port_mmio + PORT_DEVSLP);
2094
2095 ahci_start_engine(ap);
2096
2097 /* enable device sleep feature for the drive */
2098 err_mask = ata_dev_set_feature(dev,
2099 SETFEATURES_SATA_ENABLE,
2100 SATA_DEVSLP);
2101 if (err_mask && err_mask != AC_ERR_DEV)
2102 ata_dev_warn(dev, "failed to enable DEVSLP\n");
2103}
2104
365cfa1e
AV		 2105static void ahci_enable_fbs(struct ata_port *ap)
2106{
2107 struct ahci_port_priv *pp = ap->private_data;
2108 void __iomem *port_mmio = ahci_port_base(ap);
2109 u32 fbs;
2110 int rc;
2111
2112 if (!pp->fbs_supported)
2113 return;
2114
2115 fbs = readl(port_mmio + PORT_FBS);
2116 if (fbs & PORT_FBS_EN) {
2117 pp->fbs_enabled = true;
2118 pp->fbs_last_dev = -1; /* initialization */
2119 return;
2120 }
2121
2122 rc = ahci_stop_engine(ap);
2123 if (rc)
2124 return;
2125
2126 writel(fbs | PORT_FBS_EN, port_mmio + PORT_FBS);
2127 fbs = readl(port_mmio + PORT_FBS);
2128 if (fbs & PORT_FBS_EN) {
a44fec1f 2129 dev_info(ap->host->dev, "FBS is enabled\n");
365cfa1e
AV		 2130 pp->fbs_enabled = true;
2131 pp->fbs_last_dev = -1; /* initialization */
2132 } else
a44fec1f 2133 dev_err(ap->host->dev, "Failed to enable FBS\n");
365cfa1e
AV		 2134
2135 ahci_start_engine(ap);
2136}
2137
2138static void ahci_disable_fbs(struct ata_port *ap)
2139{
2140 struct ahci_port_priv *pp = ap->private_data;
2141 void __iomem *port_mmio = ahci_port_base(ap);
2142 u32 fbs;
2143 int rc;
2144
2145 if (!pp->fbs_supported)
2146 return;
2147
2148 fbs = readl(port_mmio + PORT_FBS);
2149 if ((fbs & PORT_FBS_EN) == 0) {
2150 pp->fbs_enabled = false;
2151 return;
2152 }
2153
2154 rc = ahci_stop_engine(ap);
2155 if (rc)
2156 return;
2157
2158 writel(fbs & ~PORT_FBS_EN, port_mmio + PORT_FBS);
2159 fbs = readl(port_mmio + PORT_FBS);
2160 if (fbs & PORT_FBS_EN)
a44fec1f 2161 dev_err(ap->host->dev, "Failed to disable FBS\n");
365cfa1e 2162 else {
a44fec1f 2163 dev_info(ap->host->dev, "FBS is disabled\n");
365cfa1e
AV		 2164 pp->fbs_enabled = false;
2165 }
2166
2167 ahci_start_engine(ap);
2168}
2169
2170static void ahci_pmp_attach(struct ata_port *ap)
2171{
2172 void __iomem *port_mmio = ahci_port_base(ap);
2173 struct ahci_port_priv *pp = ap->private_data;
2174 u32 cmd;
2175
2176 cmd = readl(port_mmio + PORT_CMD);
2177 cmd |= PORT_CMD_PMP;
2178 writel(cmd, port_mmio + PORT_CMD);
2179
2180 ahci_enable_fbs(ap);
2181
2182 pp->intr_mask |= PORT_IRQ_BAD_PMP;
7b3a24c5
MB		 2183
2184 /*
2185 * We must not change the port interrupt mask register if the
2186 * port is marked frozen, the value in pp->intr_mask will be
2187 * restored later when the port is thawed.
2188 *
2189 * Note that during initialization, the port is marked as
2190 * frozen since the irq handler is not yet registered.
2191 */
2192 if (!(ap->pflags & ATA_PFLAG_FROZEN))
2193 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
365cfa1e
AV		 2194}
2195
2196static void ahci_pmp_detach(struct ata_port *ap)
2197{
2198 void __iomem *port_mmio = ahci_port_base(ap);
2199 struct ahci_port_priv *pp = ap->private_data;
2200 u32 cmd;
2201
2202 ahci_disable_fbs(ap);
2203
2204 cmd = readl(port_mmio + PORT_CMD);
2205 cmd &= ~PORT_CMD_PMP;
2206 writel(cmd, port_mmio + PORT_CMD);
2207
2208 pp->intr_mask &= ~PORT_IRQ_BAD_PMP;
7b3a24c5
MB		 2209
2210 /* see comment above in ahci_pmp_attach() */
2211 if (!(ap->pflags & ATA_PFLAG_FROZEN))
2212 writel(pp->intr_mask, port_mmio + PORT_IRQ_MASK);
365cfa1e
AV		 2213}
2214
02cdfcf0 2215int ahci_port_resume(struct ata_port *ap)
365cfa1e
AV		 2216{
2217 ahci_power_up(ap);
2218 ahci_start_port(ap);
2219
2220 if (sata_pmp_attached(ap))
2221 ahci_pmp_attach(ap);
2222 else
2223 ahci_pmp_detach(ap);
2224
2225 return 0;
2226}
02cdfcf0 2227EXPORT_SYMBOL_GPL(ahci_port_resume);
365cfa1e
AV		 2228
2229#ifdef CONFIG_PM
2230static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg)
2231{
2232 const char *emsg = NULL;
2233 int rc;
2234
2235 rc = ahci_deinit_port(ap, &emsg);
2236 if (rc == 0)
2237 ahci_power_down(ap);
2238 else {
a9a79dfe 2239 ata_port_err(ap, "%s (%d)\n", emsg, rc);
7faa33da 2240 ata_port_freeze(ap);
365cfa1e
AV		 2241 }
2242
2243 return rc;
2244}
2245#endif
2246
2247static int ahci_port_start(struct ata_port *ap)
2248{
2249 struct ahci_host_priv *hpriv = ap->host->private_data;
2250 struct device *dev = ap->host->dev;
2251 struct ahci_port_priv *pp;
2252 void *mem;
2253 dma_addr_t mem_dma;
2254 size_t dma_sz, rx_fis_sz;
2255
2256 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
2257 if (!pp)
2258 return -ENOMEM;
2259
2260 /* check FBS capability */
2261 if ((hpriv->cap & HOST_CAP_FBS) && sata_pmp_supported(ap)) {
2262 void __iomem *port_mmio = ahci_port_base(ap);
2263 u32 cmd = readl(port_mmio + PORT_CMD);
2264 if (cmd & PORT_CMD_FBSCP)
2265 pp->fbs_supported = true;
5f173107 2266 else if (hpriv->flags & AHCI_HFLAG_YES_FBS) {
a44fec1f
JP		 2267 dev_info(dev, "port %d can do FBS, forcing FBSCP\n",
2268 ap->port_no);
5f173107
TH		 2269 pp->fbs_supported = true;
2270 } else
a44fec1f
JP		 2271 dev_warn(dev, "port %d is not capable of FBS\n",
2272 ap->port_no);
365cfa1e
AV		 2273 }
2274
2275 if (pp->fbs_supported) {
2276 dma_sz = AHCI_PORT_PRIV_FBS_DMA_SZ;
2277 rx_fis_sz = AHCI_RX_FIS_SZ * 16;
2278 } else {
2279 dma_sz = AHCI_PORT_PRIV_DMA_SZ;
2280 rx_fis_sz = AHCI_RX_FIS_SZ;
2281 }
2282
2283 mem = dmam_alloc_coherent(dev, dma_sz, &mem_dma, GFP_KERNEL);
2284 if (!mem)
2285 return -ENOMEM;
2286 memset(mem, 0, dma_sz);
2287
2288 /*
2289 * First item in chunk of DMA memory: 32-slot command table,
2290 * 32 bytes each in size
2291 */
2292 pp->cmd_slot = mem;
2293 pp->cmd_slot_dma = mem_dma;
2294
2295 mem += AHCI_CMD_SLOT_SZ;
2296 mem_dma += AHCI_CMD_SLOT_SZ;
2297
2298 /*
2299 * Second item: Received-FIS area
2300 */
2301 pp->rx_fis = mem;
2302 pp->rx_fis_dma = mem_dma;
2303
2304 mem += rx_fis_sz;
2305 mem_dma += rx_fis_sz;
2306
2307 /*
2308 * Third item: data area for storing a single command
2309 * and its scatter-gather table
2310 */
2311 pp->cmd_tbl = mem;
2312 pp->cmd_tbl_dma = mem_dma;
2313
2314 /*
2315 * Save off initial list of interrupts to be enabled.
2316 * This could be changed later
2317 */
2318 pp->intr_mask = DEF_PORT_IRQ;
2319
5ca72c4f
AG		 2320 /*
2321 * Switch to per-port locking in case each port has its own MSI vector.
2322 */
2323 if ((hpriv->flags & AHCI_HFLAG_MULTI_MSI)) {
2324 spin_lock_init(&pp->lock);
2325 ap->lock = &pp->lock;
2326 }
2327
365cfa1e
AV		 2328 ap->private_data = pp;
2329
2330 /* engage engines, captain */
2331 return ahci_port_resume(ap);
2332}
2333
2334static void ahci_port_stop(struct ata_port *ap)
2335{
2336 const char *emsg = NULL;
2337 int rc;
2338
2339 /* de-initialize port */
2340 rc = ahci_deinit_port(ap, &emsg);
2341 if (rc)
a9a79dfe 2342 ata_port_warn(ap, "%s (%d)\n", emsg, rc);
365cfa1e
AV		 2343}
2344
2345void ahci_print_info(struct ata_host *host, const char *scc_s)
2346{
2347 struct ahci_host_priv *hpriv = host->private_data;
2348 void __iomem *mmio = hpriv->mmio;
2349 u32 vers, cap, cap2, impl, speed;
2350 const char *speed_s;
2351
2352 vers = readl(mmio + HOST_VERSION);
2353 cap = hpriv->cap;
2354 cap2 = hpriv->cap2;
2355 impl = hpriv->port_map;
2356
2357 speed = (cap >> 20) & 0xf;
2358 if (speed == 1)
2359 speed_s = "1.5";
2360 else if (speed == 2)
2361 speed_s = "3";
2362 else if (speed == 3)
2363 speed_s = "6";
2364 else
2365 speed_s = "?";
2366
2367 dev_info(host->dev,
2368 "AHCI %02x%02x.%02x%02x "
2369 "%u slots %u ports %s Gbps 0x%x impl %s mode\n"
2370 ,
2371
2372 (vers >> 24) & 0xff,
2373 (vers >> 16) & 0xff,
2374 (vers >> 8) & 0xff,
2375 vers & 0xff,
2376
2377 ((cap >> 8) & 0x1f) + 1,
2378 (cap & 0x1f) + 1,
2379 speed_s,
2380 impl,
2381 scc_s);
2382
2383 dev_info(host->dev,
2384 "flags: "
2385 "%s%s%s%s%s%s%s"
2386 "%s%s%s%s%s%s%s"
65fe1f0f
SH		 2387 "%s%s%s%s%s%s%s"
2388 "%s%s\n"
365cfa1e
AV		 2389 ,
2390
2391 cap & HOST_CAP_64 ? "64bit " : "",
2392 cap & HOST_CAP_NCQ ? "ncq " : "",
2393 cap & HOST_CAP_SNTF ? "sntf " : "",
2394 cap & HOST_CAP_MPS ? "ilck " : "",
2395 cap & HOST_CAP_SSS ? "stag " : "",
2396 cap & HOST_CAP_ALPM ? "pm " : "",
2397 cap & HOST_CAP_LED ? "led " : "",
2398 cap & HOST_CAP_CLO ? "clo " : "",
2399 cap & HOST_CAP_ONLY ? "only " : "",
2400 cap & HOST_CAP_PMP ? "pmp " : "",
2401 cap & HOST_CAP_FBS ? "fbs " : "",
2402 cap & HOST_CAP_PIO_MULTI ? "pio " : "",
2403 cap & HOST_CAP_SSC ? "slum " : "",
2404 cap & HOST_CAP_PART ? "part " : "",
2405 cap & HOST_CAP_CCC ? "ccc " : "",
2406 cap & HOST_CAP_EMS ? "ems " : "",
2407 cap & HOST_CAP_SXS ? "sxs " : "",
65fe1f0f
SH		 2408 cap2 & HOST_CAP2_DESO ? "deso " : "",
2409 cap2 & HOST_CAP2_SADM ? "sadm " : "",
2410 cap2 & HOST_CAP2_SDS ? "sds " : "",
365cfa1e
AV		 2411 cap2 & HOST_CAP2_APST ? "apst " : "",
2412 cap2 & HOST_CAP2_NVMHCI ? "nvmp " : "",
2413 cap2 & HOST_CAP2_BOH ? "boh " : ""
2414 );
2415}
2416EXPORT_SYMBOL_GPL(ahci_print_info);
2417
2418void ahci_set_em_messages(struct ahci_host_priv *hpriv,
2419 struct ata_port_info *pi)
2420{
2421 u8 messages;
2422 void __iomem *mmio = hpriv->mmio;
2423 u32 em_loc = readl(mmio + HOST_EM_LOC);
2424 u32 em_ctl = readl(mmio + HOST_EM_CTL);
2425
2426 if (!ahci_em_messages || !(hpriv->cap & HOST_CAP_EMS))
2427 return;
2428
2429 messages = (em_ctl & EM_CTRL_MSG_TYPE) >> 16;
2430
008dbd61 2431 if (messages) {
365cfa1e
AV		 2432 /* store em_loc */
2433 hpriv->em_loc = ((em_loc >> 16) * 4);
c0623166 2434 hpriv->em_buf_sz = ((em_loc & 0xff) * 4);
008dbd61 2435 hpriv->em_msg_type = messages;
365cfa1e
AV		 2436 pi->flags |= ATA_FLAG_EM;
2437 if (!(em_ctl & EM_CTL_ALHD))
2438 pi->flags |= ATA_FLAG_SW_ACTIVITY;
2439 }
2440}
2441EXPORT_SYMBOL_GPL(ahci_set_em_messages);
2442
2443MODULE_AUTHOR("Jeff Garzik");
2444MODULE_DESCRIPTION("Common AHCI SATA low-level routines");
2445MODULE_LICENSE("GPL");
kernel source for telekom puls (alcatel/mediatek)