projects / GitHub / mt8127 / android_kernel_alcatel_ttab.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Update my e-mail address
[GitHub/mt8127/android_kernel_alcatel_ttab.git] / arch / mips / bcm47xx / setup.c
CommitLineData
1c0c13eb
AJ		 1/*
2 * Copyright (C) 2004 Florian Schirmer <jolt@tuxbox.org>
1c0c13eb 3 * Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
eb032b98 4 * Copyright (C) 2006 Michael Buesch <m@bues.ch>
121915c4 5 * Copyright (C) 2010 Waldemar Brodkorb <wbx@openadk.org>
fe6f3642 6 * Copyright (C) 2010-2011 Hauke Mehrtens <hauke@hauke-m.de>
1c0c13eb
AJ		 7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 *
13 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
14 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
15 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
16 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
17 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
18 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
19 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
20 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
21 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
22 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
23 *
24 * You should have received a copy of the GNU General Public License along
25 * with this program; if not, write to the Free Software Foundation, Inc.,
26 * 675 Mass Ave, Cambridge, MA 02139, USA.
27 */
28
29#include <linux/types.h>
30#include <linux/ssb/ssb.h>
b06f3e19 31#include <linux/ssb/ssb_embedded.h>
25e5fb97 32#include <asm/bootinfo.h>
1c0c13eb
AJ		 33#include <asm/reboot.h>
34#include <asm/time.h>
35#include <bcm47xx.h>
121915c4 36#include <asm/mach-bcm47xx/nvram.h>
1c0c13eb
AJ		 37
38struct ssb_bus ssb_bcm47xx;
39EXPORT_SYMBOL(ssb_bcm47xx);
40
41static void bcm47xx_machine_restart(char *command)
42{
43 printk(KERN_ALERT "Please stand by while rebooting the system...\n");
44 local_irq_disable();
45 /* Set the watchdog timer to reset immediately */
b06f3e19 46 ssb_watchdog_timer_set(&ssb_bcm47xx, 1);
1c0c13eb
AJ		 47 while (1)
48 cpu_relax();
49}
50
51static void bcm47xx_machine_halt(void)
52{
53 /* Disable interrupts and watchdog and spin forever */
54 local_irq_disable();
b06f3e19 55 ssb_watchdog_timer_set(&ssb_bcm47xx, 0);
1c0c13eb
AJ		 56 while (1)
57 cpu_relax();
58}
59
2aa088d6 60#define READ_FROM_NVRAM(_outvar, name, buf) \
a7c62f85 61 if (nvram_getprefix(prefix, name, buf, sizeof(buf)) >= 0)\
2aa088d6
HM		 62 sprom->_outvar = simple_strtoul(buf, NULL, 0);
63
41790fd5
HM		 64#define READ_FROM_NVRAM2(_outvar, name1, name2, buf) \
65 if (nvram_getprefix(prefix, name1, buf, sizeof(buf)) >= 0 || \
66 nvram_getprefix(prefix, name2, buf, sizeof(buf)) >= 0)\
67 sprom->_outvar = simple_strtoul(buf, NULL, 0);
68
a7c62f85
HM		 69static inline int nvram_getprefix(const char *prefix, char *name,
70 char *buf, int len)
71{
72 if (prefix) {
73 char key[100];
74
75 snprintf(key, sizeof(key), "%s%s", prefix, name);
76 return nvram_getenv(key, buf, len);
77 }
78
79 return nvram_getenv(name, buf, len);
80}
81
41790fd5
HM		 82static u32 nvram_getu32(const char *name, char *buf, int len)
83{
84 int rv;
85 char key[100];
86 u16 var0, var1;
87
88 snprintf(key, sizeof(key), "%s0", name);
89 rv = nvram_getenv(key, buf, len);
90 /* return 0 here so this looks like unset */
91 if (rv < 0)
92 return 0;
93 var0 = simple_strtoul(buf, NULL, 0);
94
95 snprintf(key, sizeof(key), "%s1", name);
96 rv = nvram_getenv(key, buf, len);
97 if (rv < 0)
98 return 0;
99 var1 = simple_strtoul(buf, NULL, 0);
100 return var1 << 16 | var0;
101}
102
a7c62f85 103static void bcm47xx_fill_sprom(struct ssb_sprom *sprom, const char *prefix)
2aa088d6
HM		 104{
105 char buf[100];
106 u32 boardflags;
107
108 memset(sprom, 0, sizeof(struct ssb_sprom));
109
110 sprom->revision = 1; /* Fallback: Old hardware does not define this. */
111 READ_FROM_NVRAM(revision, "sromrev", buf);
41790fd5
HM		 112 if (nvram_getprefix(prefix, "il0macaddr", buf, sizeof(buf)) >= 0 ||
113 nvram_getprefix(prefix, "macaddr", buf, sizeof(buf)) >= 0)
59833fcf 114 nvram_parse_macaddr(buf, sprom->il0mac);
a7c62f85 115 if (nvram_getprefix(prefix, "et0macaddr", buf, sizeof(buf)) >= 0)
59833fcf 116 nvram_parse_macaddr(buf, sprom->et0mac);
a7c62f85 117 if (nvram_getprefix(prefix, "et1macaddr", buf, sizeof(buf)) >= 0)
59833fcf 118 nvram_parse_macaddr(buf, sprom->et1mac);
2aa088d6
HM		 119 READ_FROM_NVRAM(et0phyaddr, "et0phyaddr", buf);
120 READ_FROM_NVRAM(et1phyaddr, "et1phyaddr", buf);
121 READ_FROM_NVRAM(et0mdcport, "et0mdcport", buf);
122 READ_FROM_NVRAM(et1mdcport, "et1mdcport", buf);
123 READ_FROM_NVRAM(board_rev, "boardrev", buf);
124 READ_FROM_NVRAM(country_code, "ccode", buf);
125 READ_FROM_NVRAM(ant_available_a, "aa5g", buf);
126 READ_FROM_NVRAM(ant_available_bg, "aa2g", buf);
127 READ_FROM_NVRAM(pa0b0, "pa0b0", buf);
128 READ_FROM_NVRAM(pa0b1, "pa0b1", buf);
129 READ_FROM_NVRAM(pa0b2, "pa0b2", buf);
130 READ_FROM_NVRAM(pa1b0, "pa1b0", buf);
131 READ_FROM_NVRAM(pa1b1, "pa1b1", buf);
132 READ_FROM_NVRAM(pa1b2, "pa1b2", buf);
133 READ_FROM_NVRAM(pa1lob0, "pa1lob0", buf);
134 READ_FROM_NVRAM(pa1lob2, "pa1lob1", buf);
135 READ_FROM_NVRAM(pa1lob1, "pa1lob2", buf);
136 READ_FROM_NVRAM(pa1hib0, "pa1hib0", buf);
137 READ_FROM_NVRAM(pa1hib2, "pa1hib1", buf);
138 READ_FROM_NVRAM(pa1hib1, "pa1hib2", buf);
41790fd5
HM		 139 READ_FROM_NVRAM2(gpio0, "ledbh0", "wl0gpio0", buf);
140 READ_FROM_NVRAM2(gpio1, "ledbh1", "wl0gpio1", buf);
141 READ_FROM_NVRAM2(gpio2, "ledbh2", "wl0gpio2", buf);
142 READ_FROM_NVRAM2(gpio3, "ledbh3", "wl0gpio3", buf);
143 READ_FROM_NVRAM2(maxpwr_bg, "maxp2ga0", "pa0maxpwr", buf);
144 READ_FROM_NVRAM2(maxpwr_al, "maxp5gla0", "pa1lomaxpwr", buf);
145 READ_FROM_NVRAM2(maxpwr_a, "maxp5ga0", "pa1maxpwr", buf);
146 READ_FROM_NVRAM2(maxpwr_ah, "maxp5gha0", "pa1himaxpwr", buf);
147 READ_FROM_NVRAM2(itssi_bg, "itt5ga0", "pa0itssit", buf);
148 READ_FROM_NVRAM2(itssi_a, "itt2ga0", "pa1itssit", buf);
2aa088d6
HM		 149 READ_FROM_NVRAM(tri2g, "tri2g", buf);
150 READ_FROM_NVRAM(tri5gl, "tri5gl", buf);
151 READ_FROM_NVRAM(tri5g, "tri5g", buf);
152 READ_FROM_NVRAM(tri5gh, "tri5gh", buf);
41790fd5
HM		 153 READ_FROM_NVRAM(txpid2g[0], "txpid2ga0", buf);
154 READ_FROM_NVRAM(txpid2g[1], "txpid2ga1", buf);
155 READ_FROM_NVRAM(txpid2g[2], "txpid2ga2", buf);
156 READ_FROM_NVRAM(txpid2g[3], "txpid2ga3", buf);
157 READ_FROM_NVRAM(txpid5g[0], "txpid5ga0", buf);
158 READ_FROM_NVRAM(txpid5g[1], "txpid5ga1", buf);
159 READ_FROM_NVRAM(txpid5g[2], "txpid5ga2", buf);
160 READ_FROM_NVRAM(txpid5g[3], "txpid5ga3", buf);
161 READ_FROM_NVRAM(txpid5gl[0], "txpid5gla0", buf);
162 READ_FROM_NVRAM(txpid5gl[1], "txpid5gla1", buf);
163 READ_FROM_NVRAM(txpid5gl[2], "txpid5gla2", buf);
164 READ_FROM_NVRAM(txpid5gl[3], "txpid5gla3", buf);
165 READ_FROM_NVRAM(txpid5gh[0], "txpid5gha0", buf);
166 READ_FROM_NVRAM(txpid5gh[1], "txpid5gha1", buf);
167 READ_FROM_NVRAM(txpid5gh[2], "txpid5gha2", buf);
168 READ_FROM_NVRAM(txpid5gh[3], "txpid5gha3", buf);
2aa088d6
HM		 169 READ_FROM_NVRAM(rxpo2g, "rxpo2g", buf);
170 READ_FROM_NVRAM(rxpo5g, "rxpo5g", buf);
171 READ_FROM_NVRAM(rssisav2g, "rssisav2g", buf);
172 READ_FROM_NVRAM(rssismc2g, "rssismc2g", buf);
173 READ_FROM_NVRAM(rssismf2g, "rssismf2g", buf);
174 READ_FROM_NVRAM(bxa2g, "bxa2g", buf);
175 READ_FROM_NVRAM(rssisav5g, "rssisav5g", buf);
176 READ_FROM_NVRAM(rssismc5g, "rssismc5g", buf);
177 READ_FROM_NVRAM(rssismf5g, "rssismf5g", buf);
178 READ_FROM_NVRAM(bxa5g, "bxa5g", buf);
179 READ_FROM_NVRAM(cck2gpo, "cck2gpo", buf);
41790fd5
HM		 180
181 sprom->ofdm2gpo = nvram_getu32("ofdm2gpo", buf, sizeof(buf));
182 sprom->ofdm5glpo = nvram_getu32("ofdm5glpo", buf, sizeof(buf));
183 sprom->ofdm5gpo = nvram_getu32("ofdm5gpo", buf, sizeof(buf));
184 sprom->ofdm5ghpo = nvram_getu32("ofdm5ghpo", buf, sizeof(buf));
185
186 READ_FROM_NVRAM(antenna_gain.ghz24.a0, "ag0", buf);
187 READ_FROM_NVRAM(antenna_gain.ghz24.a1, "ag1", buf);
188 READ_FROM_NVRAM(antenna_gain.ghz24.a2, "ag2", buf);
189 READ_FROM_NVRAM(antenna_gain.ghz24.a3, "ag3", buf);
190 memcpy(&sprom->antenna_gain.ghz5, &sprom->antenna_gain.ghz24,
191 sizeof(sprom->antenna_gain.ghz5));
2aa088d6 192
a7c62f85 193 if (nvram_getprefix(prefix, "boardflags", buf, sizeof(buf)) >= 0) {
2aa088d6
HM		 194 boardflags = simple_strtoul(buf, NULL, 0);
195 if (boardflags) {
196 sprom->boardflags_lo = (boardflags & 0x0000FFFFU);
197 sprom->boardflags_hi = (boardflags & 0xFFFF0000U) >> 16;
198 }
199 }
a7c62f85 200 if (nvram_getprefix(prefix, "boardflags2", buf, sizeof(buf)) >= 0) {
2aa088d6
HM		 201 boardflags = simple_strtoul(buf, NULL, 0);
202 if (boardflags) {
203 sprom->boardflags2_lo = (boardflags & 0x0000FFFFU);
204 sprom->boardflags2_hi = (boardflags & 0xFFFF0000U) >> 16;
205 }
206 }
207}
208
fe6f3642
HM		 209int bcm47xx_get_sprom(struct ssb_bus *bus, struct ssb_sprom *out)
210{
211 char prefix[10];
212
213 if (bus->bustype == SSB_BUSTYPE_PCI) {
214 snprintf(prefix, sizeof(prefix), "pci/%u/%u/",
215 bus->host_pci->bus->number + 1,
216 PCI_SLOT(bus->host_pci->devfn));
217 bcm47xx_fill_sprom(out, prefix);
218 return 0;
219 } else {
220 printk(KERN_WARNING "bcm47xx: unable to fill SPROM for given bustype.\n");
221 return -EINVAL;
222 }
223}
224
1c0c13eb
AJ		 225static int bcm47xx_get_invariants(struct ssb_bus *bus,
226 struct ssb_init_invariants *iv)
227{
2aa088d6 228 char buf[20];
25e5fb97
AJ		 229
230 /* Fill boardinfo structure */
231 memset(&(iv->boardinfo), 0 , sizeof(struct ssb_boardinfo));
232
82571084 233 if (nvram_getenv("boardvendor", buf, sizeof(buf)) >= 0)
2aa088d6
HM		 234 iv->boardinfo.vendor = (u16)simple_strtoul(buf, NULL, 0);
235 else
236 iv->boardinfo.vendor = SSB_BOARDVENDOR_BCM;
82571084 237 if (nvram_getenv("boardtype", buf, sizeof(buf)) >= 0)
25e5fb97 238 iv->boardinfo.type = (u16)simple_strtoul(buf, NULL, 0);
82571084 239 if (nvram_getenv("boardrev", buf, sizeof(buf)) >= 0)
25e5fb97
AJ		 240 iv->boardinfo.rev = (u16)simple_strtoul(buf, NULL, 0);
241
a7c62f85 242 bcm47xx_fill_sprom(&iv->sprom, NULL);
121915c4 243
2aa088d6
HM		 244 if (nvram_getenv("cardbus", buf, sizeof(buf)) >= 0)
245 iv->has_cardbus_slot = !!simple_strtoul(buf, NULL, 10);
25e5fb97 246
1c0c13eb
AJ		 247 return 0;
248}
249
250void __init plat_mem_setup(void)
251{
252 int err;
1690a7f9
HM		 253 char buf[100];
254 struct ssb_mipscore *mcore;
1c0c13eb 255
fe6f3642
HM		 256 err = ssb_arch_register_fallback_sprom(&bcm47xx_get_sprom);
257 if (err)
258 printk(KERN_WARNING "bcm47xx: someone else already registered"
259 " a ssb SPROM callback handler (err %d)\n", err);
260
1c0c13eb
AJ		 261 err = ssb_bus_ssbbus_register(&ssb_bcm47xx, SSB_ENUM_BASE,
262 bcm47xx_get_invariants);
263 if (err)
264 panic("Failed to initialize SSB bus (err %d)\n", err);
265
1690a7f9
HM		 266 mcore = &ssb_bcm47xx.mipscore;
267 if (nvram_getenv("kernel_args", buf, sizeof(buf)) >= 0) {
268 if (strstr(buf, "console=ttyS1")) {
269 struct ssb_serial_port port;
270
271 printk(KERN_DEBUG "Swapping serial ports!\n");
272 /* swap serial ports */
273 memcpy(&port, &mcore->serial_ports[0], sizeof(port));
274 memcpy(&mcore->serial_ports[0], &mcore->serial_ports[1],
275 sizeof(port));
276 memcpy(&mcore->serial_ports[1], &port, sizeof(port));
277 }
278 }
279
1c0c13eb
AJ		 280 _machine_restart = bcm47xx_machine_restart;
281 _machine_halt = bcm47xx_machine_halt;
282 pm_power_off = bcm47xx_machine_halt;
1c0c13eb 283}
kernel source for telekom puls (alcatel/mediatek)