Commit | Line | Data |
---|---|---|
6fa3eb70 S |
1 | #ifndef _MT6397_PMIC_UPMU_HW_H_ |
2 | #define _MT6397_PMIC_UPMU_HW_H_ | |
3 | ||
4 | //register number | |
5 | #define CHR_CON0 0x0000 | |
6 | #define CHR_CON1 0x0002 | |
7 | #define CHR_CON2 0x0004 | |
8 | #define CHR_CON3 0x0006 | |
9 | #define CHR_CON4 0x0008 | |
10 | #define CHR_CON5 0x000A | |
11 | #define CHR_CON6 0x000C | |
12 | #define CHR_CON7 0x000E | |
13 | #define CHR_CON8 0x0010 | |
14 | #define CHR_CON9 0x0012 | |
15 | #define CHR_CON10 0x0014 | |
16 | #define CHR_CON11 0x0016 | |
17 | #define CHR_CON12 0x0018 | |
18 | #define CHR_CON13 0x001A | |
19 | #define CHR_CON14 0x001C | |
20 | #define CHR_CON15 0x001E | |
21 | #define CHR_CON16 0x0020 | |
22 | #define CHR_CON17 0x0022 | |
23 | #define CHR_CON18 0x0024 | |
24 | #define CHR_CON19 0x0026 | |
25 | #define CHR_CON20 0x0028 | |
26 | #define CHR_CON21 0x002A | |
27 | #define CHR_CON22 0x002C | |
28 | #define CHR_CON23 0x002E | |
29 | #define CHR_CON24 0x0030 | |
30 | #define CHR_CON25 0x0032 | |
31 | #define CHR_CON26 0x0034 | |
32 | #define CHR_CON27 0x0036 | |
33 | #define CHR_CON28 0x0038 | |
34 | #define CHR_CON29 0x003A | |
35 | #define CID 0x0100 | |
36 | #define TOP_CKPDN 0x0102 | |
37 | #define TOP_CKPDN_SET 0x0104 | |
38 | #define TOP_CKPDN_CLR 0x0106 | |
39 | #define TOP_CKPDN2 0x0108 | |
40 | #define TOP_CKPDN2_SET 0x010A | |
41 | #define TOP_CKPDN2_CLR 0x010C | |
42 | #define TOP_GPIO_CKPDN 0x010E | |
43 | #define TOP_RST_CON 0x0114 | |
44 | #define WRP_CKPDN 0x011A | |
45 | #define WRP_RST_CON 0x0120 | |
46 | #define TOP_RST_MISC 0x0126 | |
47 | #define TOP_CKCON1 0x0128 | |
48 | #define TOP_CKCON2 0x012A | |
49 | #define TOP_CKTST1 0x012C | |
50 | #define TOP_CKTST2 0x012E | |
51 | #define OC_DEG_EN 0x0130 | |
52 | #define OC_CTL0 0x0132 | |
53 | #define OC_CTL1 0x0134 | |
54 | #define OC_CTL2 0x0136 | |
55 | #define INT_RSV 0x0138 | |
56 | #define TEST_CON0 0x013A | |
57 | #define TEST_CON1 0x013C | |
58 | #define STATUS0 0x013E | |
59 | #define STATUS1 0x0140 | |
60 | #define PGSTATUS 0x0142 | |
61 | #define CHRSTATUS 0x0144 | |
62 | #define OCSTATUS0 0x0146 | |
63 | #define OCSTATUS1 0x0148 | |
64 | #define OCSTATUS2 0x014A | |
65 | #define HDMI_PAD_IE 0x014C | |
66 | #define TEST_OUT_L 0x014E | |
67 | #define TEST_OUT_H 0x0150 | |
68 | #define TDSEL_CON 0x0152 | |
69 | #define RDSEL_CON 0x0154 | |
70 | #define GPIO_SMT_CON0 0x0156 | |
71 | #define GPIO_SMT_CON1 0x0158 | |
72 | #define GPIO_SMT_CON2 0x015A | |
73 | #define GPIO_SMT_CON3 0x015C | |
74 | #define DRV_CON0 0x015E | |
75 | #define DRV_CON1 0x0160 | |
76 | #define DRV_CON2 0x0162 | |
77 | #define DRV_CON3 0x0164 | |
78 | #define DRV_CON4 0x0166 | |
79 | #define DRV_CON5 0x0168 | |
80 | #define DRV_CON6 0x016A | |
81 | #define DRV_CON7 0x016C | |
82 | #define DRV_CON8 0x016E | |
83 | #define DRV_CON9 0x0170 | |
84 | #define DRV_CON10 0x0172 | |
85 | #define DRV_CON11 0x0174 | |
86 | #define DRV_CON12 0x0176 | |
87 | #define INT_CON0 0x0178 | |
88 | #define INT_CON1 0x017E | |
89 | #define INT_STATUS0 0x0184 | |
90 | #define INT_STATUS1 0x0186 | |
91 | #define FQMTR_CON0 0x0188 | |
92 | #define FQMTR_CON1 0x018A | |
93 | #define FQMTR_CON2 0x018C | |
94 | #define EFUSE_CON0 0x018E | |
95 | #define EFUSE_CON1 0x0190 | |
96 | #define EFUSE_CON2 0x0192 | |
97 | #define EFUSE_CON3 0x0194 | |
98 | #define EFUSE_CON4 0x0196 | |
99 | #define EFUSE_CON5 0x0198 | |
100 | #define EFUSE_CON6 0x019A | |
101 | #define EFUSE_VAL_0_15 0x019C | |
102 | #define EFUSE_VAL_16_31 0x019E | |
103 | #define EFUSE_VAL_32_47 0x01A0 | |
104 | #define EFUSE_VAL_48_63 0x01A2 | |
105 | #define EFUSE_VAL_64_79 0x01A4 | |
106 | #define EFUSE_VAL_80_95 0x01A6 | |
107 | #define EFUSE_VAL_96_111 0x01A8 | |
108 | #define EFUSE_VAL_112_127 0x01AA | |
109 | #define EFUSE_VAL_128_143 0x01AC | |
110 | #define EFUSE_VAL_144_159 0x01AE | |
111 | #define EFUSE_VAL_160_175 0x01B0 | |
112 | #define EFUSE_VAL_176_191 0x01B2 | |
113 | #define EFUSE_VAL_192_207 0x01B4 | |
114 | #define EFUSE_VAL_208_223 0x01B6 | |
115 | #define EFUSE_VAL_224_239 0x01B8 | |
116 | #define EFUSE_VAL_240_255 0x01BA | |
117 | #define EFUSE_VAL_256_271 0x01BC | |
118 | #define EFUSE_VAL_272_287 0x01BE | |
119 | #define EFUSE_VAL_288_303 0x01C0 | |
120 | #define EFUSE_VAL_304_319 0x01C2 | |
121 | #define EFUSE_DOUT_0_15 0x01C4 | |
122 | #define EFUSE_DOUT_16_31 0x01C6 | |
123 | #define EFUSE_DOUT_32_47 0x01C8 | |
124 | #define EFUSE_DOUT_48_63 0x01CA | |
125 | #define SPI_CON 0x01CC | |
126 | #define TOP_CKPDN3 0x01CE | |
127 | #define TOP_CKCON3 0x01D4 | |
128 | #define EFUSE_DOUT_64_79 0x01D6 | |
129 | #define EFUSE_DOUT_80_95 0x01D8 | |
130 | #define EFUSE_DOUT_96_111 0x01DA | |
131 | #define EFUSE_DOUT_112_127 0x01DC | |
132 | #define EFUSE_DOUT_128_143 0x01DE | |
133 | #define EFUSE_DOUT_144_159 0x01E0 | |
134 | #define EFUSE_DOUT_160_175 0x01E2 | |
135 | #define EFUSE_DOUT_176_191 0x01E4 | |
136 | #define EFUSE_DOUT_192_207 0x01E6 | |
137 | #define EFUSE_DOUT_208_223 0x01E8 | |
138 | #define EFUSE_DOUT_224_239 0x01EA | |
139 | #define EFUSE_DOUT_240_255 0x01EC | |
140 | #define EFUSE_DOUT_256_271 0x01EE | |
141 | #define EFUSE_DOUT_272_287 0x01F0 | |
142 | #define EFUSE_DOUT_288_303 0x01F2 | |
143 | #define EFUSE_DOUT_304_319 0x01F4 | |
144 | #define BUCK_CON0 0x0200 | |
145 | #define BUCK_CON1 0x0202 | |
146 | #define BUCK_CON2 0x0204 | |
147 | #define BUCK_CON3 0x0206 | |
148 | #define BUCK_CON4 0x0208 | |
149 | #define BUCK_CON5 0x020A | |
150 | #define BUCK_CON6 0x020C | |
151 | #define BUCK_CON7 0x020E | |
152 | #define BUCK_CON8 0x0210 | |
153 | #define BUCK_CON9 0x0212 | |
154 | #define VCA15_CON0 0x0214 | |
155 | #define VCA15_CON1 0x0216 | |
156 | #define VCA15_CON2 0x0218 | |
157 | #define VCA15_CON3 0x021A | |
158 | #define VCA15_CON4 0x021C | |
159 | #define VCA15_CON5 0x021E | |
160 | #define VCA15_CON6 0x0220 | |
161 | #define VCA15_CON7 0x0222 | |
162 | #define VCA15_CON8 0x0224 | |
163 | #define VCA15_CON9 0x0226 | |
164 | #define VCA15_CON10 0x0228 | |
165 | #define VCA15_CON11 0x022A | |
166 | #define VCA15_CON12 0x022C | |
167 | #define VCA15_CON13 0x022E | |
168 | #define VCA15_CON14 0x0230 | |
169 | #define VCA15_CON15 0x0232 | |
170 | #define VCA15_CON16 0x0234 | |
171 | #define VCA15_CON17 0x0236 | |
172 | #define VCA15_CON18 0x0238 | |
173 | #define VSRMCA15_CON0 0x023A | |
174 | #define VSRMCA15_CON1 0x023C | |
175 | #define VSRMCA15_CON2 0x023E | |
176 | #define VSRMCA15_CON3 0x0240 | |
177 | #define VSRMCA15_CON4 0x0242 | |
178 | #define VSRMCA15_CON5 0x0244 | |
179 | #define VSRMCA15_CON6 0x0246 | |
180 | #define VSRMCA15_CON7 0x0248 | |
181 | #define VSRMCA15_CON8 0x024A | |
182 | #define VSRMCA15_CON9 0x024C | |
183 | #define VSRMCA15_CON10 0x024E | |
184 | #define VSRMCA15_CON11 0x0250 | |
185 | #define VSRMCA15_CON12 0x0252 | |
186 | #define VSRMCA15_CON13 0x0254 | |
187 | #define VSRMCA15_CON14 0x0256 | |
188 | #define VSRMCA15_CON15 0x0258 | |
189 | #define VSRMCA15_CON16 0x025A | |
190 | #define VSRMCA15_CON17 0x025C | |
191 | #define VSRMCA15_CON18 0x025E | |
192 | #define VSRMCA15_CON19 0x0260 | |
193 | #define VSRMCA15_CON20 0x0262 | |
194 | #define VSRMCA15_CON21 0x0264 | |
195 | #define VCORE_CON0 0x0266 | |
196 | #define VCORE_CON1 0x0268 | |
197 | #define VCORE_CON2 0x026A | |
198 | #define VCORE_CON3 0x026C | |
199 | #define VCORE_CON4 0x026E | |
200 | #define VCORE_CON5 0x0270 | |
201 | #define VCORE_CON6 0x0272 | |
202 | #define VCORE_CON7 0x0274 | |
203 | #define VCORE_CON8 0x0276 | |
204 | #define VCORE_CON9 0x0278 | |
205 | #define VCORE_CON10 0x027A | |
206 | #define VCORE_CON11 0x027C | |
207 | #define VCORE_CON12 0x027E | |
208 | #define VCORE_CON13 0x0280 | |
209 | #define VCORE_CON14 0x0282 | |
210 | #define VCORE_CON15 0x0284 | |
211 | #define VCORE_CON16 0x0286 | |
212 | #define VCORE_CON17 0x0288 | |
213 | #define VCORE_CON18 0x028A | |
214 | #define VGPU_CON0 0x028C | |
215 | #define VGPU_CON1 0x028E | |
216 | #define VGPU_CON2 0x0290 | |
217 | #define VGPU_CON3 0x0292 | |
218 | #define VGPU_CON4 0x0294 | |
219 | #define VGPU_CON5 0x0296 | |
220 | #define VGPU_CON6 0x0298 | |
221 | #define VGPU_CON7 0x029A | |
222 | #define VGPU_CON8 0x029C | |
223 | #define VGPU_CON9 0x029E | |
224 | #define VGPU_CON10 0x02A0 | |
225 | #define VGPU_CON11 0x02A2 | |
226 | #define VGPU_CON12 0x02A4 | |
227 | #define VGPU_CON13 0x02A6 | |
228 | #define VGPU_CON14 0x02A8 | |
229 | #define VGPU_CON15 0x02AA | |
230 | #define VGPU_CON16 0x02AC | |
231 | #define VGPU_CON17 0x02AE | |
232 | #define VGPU_CON18 0x02B0 | |
233 | #define VIO18_CON0 0x0300 | |
234 | #define VIO18_CON1 0x0302 | |
235 | #define VIO18_CON2 0x0304 | |
236 | #define VIO18_CON3 0x0306 | |
237 | #define VIO18_CON4 0x0308 | |
238 | #define VIO18_CON5 0x030A | |
239 | #define VIO18_CON6 0x030C | |
240 | #define VIO18_CON7 0x030E | |
241 | #define VIO18_CON8 0x0310 | |
242 | #define VIO18_CON9 0x0312 | |
243 | #define VIO18_CON10 0x0314 | |
244 | #define VIO18_CON11 0x0316 | |
245 | #define VIO18_CON12 0x0318 | |
246 | #define VIO18_CON13 0x031A | |
247 | #define VIO18_CON14 0x031C | |
248 | #define VIO18_CON15 0x031E | |
249 | #define VIO18_CON16 0x0320 | |
250 | #define VIO18_CON17 0x0322 | |
251 | #define VIO18_CON18 0x0324 | |
252 | #define VPCA7_CON0 0x0326 | |
253 | #define VPCA7_CON1 0x0328 | |
254 | #define VPCA7_CON2 0x032A | |
255 | #define VPCA7_CON3 0x032C | |
256 | #define VPCA7_CON4 0x032E | |
257 | #define VPCA7_CON5 0x0330 | |
258 | #define VPCA7_CON6 0x0332 | |
259 | #define VPCA7_CON7 0x0334 | |
260 | #define VPCA7_CON8 0x0336 | |
261 | #define VPCA7_CON9 0x0338 | |
262 | #define VPCA7_CON10 0x033A | |
263 | #define VPCA7_CON11 0x033C | |
264 | #define VPCA7_CON12 0x033E | |
265 | #define VPCA7_CON13 0x0340 | |
266 | #define VPCA7_CON14 0x0342 | |
267 | #define VPCA7_CON15 0x0344 | |
268 | #define VPCA7_CON16 0x0346 | |
269 | #define VPCA7_CON17 0x0348 | |
270 | #define VPCA7_CON18 0x034A | |
271 | #define VSRMCA7_CON0 0x034C | |
272 | #define VSRMCA7_CON1 0x034E | |
273 | #define VSRMCA7_CON2 0x0350 | |
274 | #define VSRMCA7_CON3 0x0352 | |
275 | #define VSRMCA7_CON4 0x0354 | |
276 | #define VSRMCA7_CON5 0x0356 | |
277 | #define VSRMCA7_CON6 0x0358 | |
278 | #define VSRMCA7_CON7 0x035A | |
279 | #define VSRMCA7_CON8 0x035C | |
280 | #define VSRMCA7_CON9 0x035E | |
281 | #define VSRMCA7_CON10 0x0360 | |
282 | #define VSRMCA7_CON11 0x0362 | |
283 | #define VSRMCA7_CON12 0x0364 | |
284 | #define VSRMCA7_CON13 0x0366 | |
285 | #define VSRMCA7_CON14 0x0368 | |
286 | #define VSRMCA7_CON15 0x036A | |
287 | #define VSRMCA7_CON16 0x036C | |
288 | #define VSRMCA7_CON17 0x036E | |
289 | #define VSRMCA7_CON18 0x0370 | |
290 | #define VSRMCA7_CON19 0x0372 | |
291 | #define VSRMCA7_CON20 0x0374 | |
292 | #define VSRMCA7_CON21 0x0376 | |
293 | #define VDRM_CON0 0x0378 | |
294 | #define VDRM_CON1 0x037A | |
295 | #define VDRM_CON2 0x037C | |
296 | #define VDRM_CON3 0x037E | |
297 | #define VDRM_CON4 0x0380 | |
298 | #define VDRM_CON5 0x0382 | |
299 | #define VDRM_CON6 0x0384 | |
300 | #define VDRM_CON7 0x0386 | |
301 | #define VDRM_CON8 0x0388 | |
302 | #define VDRM_CON9 0x038A | |
303 | #define VDRM_CON10 0x038C | |
304 | #define VDRM_CON11 0x038E | |
305 | #define VDRM_CON12 0x0390 | |
306 | #define VDRM_CON13 0x0392 | |
307 | #define VDRM_CON14 0x0394 | |
308 | #define VDRM_CON15 0x0396 | |
309 | #define VDRM_CON16 0x0398 | |
310 | #define VDRM_CON17 0x039A | |
311 | #define VDRM_CON18 0x039C | |
312 | #define BUCK_K_CON0 0x039E | |
313 | #define BUCK_K_CON1 0x03A0 | |
314 | #define ANALDO_CON0 0x0400 | |
315 | #define ANALDO_CON1 0x0402 | |
316 | #define ANALDO_CON2 0x0404 | |
317 | #define ANALDO_CON3 0x0406 | |
318 | #define ANALDO_CON4 0x0408 | |
319 | #define ANALDO_CON5 0x040A | |
320 | #define ANALDO_CON6 0x040C | |
321 | #define ANALDO_CON7 0x040E | |
322 | #define DIGLDO_CON0 0x0410 | |
323 | #define DIGLDO_CON1 0x0412 | |
324 | #define DIGLDO_CON2 0x0414 | |
325 | #define DIGLDO_CON3 0x0416 | |
326 | #define DIGLDO_CON4 0x0418 | |
327 | #define DIGLDO_CON5 0x041A | |
328 | #define DIGLDO_CON6 0x041C | |
329 | #define DIGLDO_CON7 0x041E | |
330 | #define DIGLDO_CON8 0x0420 | |
331 | #define DIGLDO_CON9 0x0422 | |
332 | #define DIGLDO_CON10 0x0424 | |
333 | #define DIGLDO_CON11 0x0426 | |
334 | #define DIGLDO_CON12 0x0428 | |
335 | #define DIGLDO_CON13 0x042A | |
336 | #define DIGLDO_CON14 0x042C | |
337 | #define DIGLDO_CON15 0x042E | |
338 | #define DIGLDO_CON16 0x0430 | |
339 | #define DIGLDO_CON17 0x0432 | |
340 | #define DIGLDO_CON18 0x0434 | |
341 | #define DIGLDO_CON19 0x0436 | |
342 | #define DIGLDO_CON20 0x0438 | |
343 | #define DIGLDO_CON21 0x043A | |
344 | #define DIGLDO_CON22 0x043C | |
345 | #define DIGLDO_CON23 0x043E | |
346 | #define DIGLDO_CON24 0x0440 | |
347 | #define DIGLDO_CON25 0x0442 | |
348 | #define DIGLDO_CON26 0x0444 | |
349 | #define DIGLDO_CON27 0x0446 | |
350 | #define DIGLDO_CON28 0x0448 | |
351 | #define DIGLDO_CON29 0x044A | |
352 | #define DIGLDO_CON30 0x044C | |
353 | #define DIGLDO_CON31 0x044E | |
354 | #define DIGLDO_CON32 0x0450 | |
355 | #define DIGLDO_CON33 0x45A | |
356 | #define STRUP_CON0 0x0500 | |
357 | #define STRUP_CON2 0x0502 | |
358 | #define STRUP_CON3 0x0504 | |
359 | #define STRUP_CON4 0x0506 | |
360 | #define STRUP_CON5 0x0508 | |
361 | #define STRUP_CON6 0x050A | |
362 | #define STRUP_CON7 0x050C | |
363 | #define STRUP_CON8 0x050E | |
364 | #define STRUP_CON9 0x0510 | |
365 | #define STRUP_CON10 0x0512 | |
366 | #define AUXADC_ADC0 0x0514 | |
367 | #define AUXADC_ADC1 0x0516 | |
368 | #define AUXADC_ADC2 0x0518 | |
369 | #define AUXADC_ADC3 0x051A | |
370 | #define AUXADC_ADC4 0x051C | |
371 | #define AUXADC_ADC5 0x051E | |
372 | #define AUXADC_ADC6 0x0520 | |
373 | #define AUXADC_ADC7 0x0522 | |
374 | #define AUXADC_ADC8 0x0524 | |
375 | #define AUXADC_ADC9 0x0526 | |
376 | #define AUXADC_ADC10 0x0528 | |
377 | #define AUXADC_ADC11 0x052A | |
378 | #define AUXADC_ADC12 0x052C | |
379 | #define AUXADC_ADC13 0x052E | |
380 | #define AUXADC_ADC14 0x0530 | |
381 | #define AUXADC_ADC15 0x0532 | |
382 | #define AUXADC_ADC16 0x0534 | |
383 | #define AUXADC_ADC17 0x0536 | |
384 | #define AUXADC_ADC18 0x0538 | |
385 | #define AUXADC_ADC19 0x053A | |
386 | #define AUXADC_ADC20 0x053C | |
387 | #define AUXADC_ADC21 0x053E | |
388 | #define AUXADC_ADC22 0x0540 | |
389 | #define AUXADC_CON0 0x0542 | |
390 | #define AUXADC_CON1 0x0544 | |
391 | #define AUXADC_CON2 0x0546 | |
392 | #define AUXADC_CON3 0x0548 | |
393 | #define AUXADC_CON4 0x054A | |
394 | #define AUXADC_CON5 0x054C | |
395 | #define AUXADC_CON6 0x054E | |
396 | #define AUXADC_CON7 0x0550 | |
397 | #define AUXADC_CON8 0x0552 | |
398 | #define AUXADC_CON9 0x0554 | |
399 | #define AUXADC_CON10 0x0556 | |
400 | #define AUXADC_CON11 0x0558 | |
401 | #define AUXADC_CON12 0x055A | |
402 | #define AUXADC_CON13 0x055C | |
403 | #define AUXADC_CON14 0x055E | |
404 | #define FLASH_CON0 0x0560 | |
405 | #define FLASH_CON1 0x0562 | |
406 | #define FLASH_CON2 0x0564 | |
407 | #define KPLED_CON0 0x0566 | |
408 | #define KPLED_CON1 0x0568 | |
409 | #define KPLED_CON2 0x056A | |
410 | #define ISINKS_CON0 0x056C | |
411 | #define ISINKS_CON1 0x056E | |
412 | #define ISINKS_CON2 0x0570 | |
413 | #define ISINKS_CON3 0x0572 | |
414 | #define ISINKS_CON4 0x0574 | |
415 | #define ISINKS_CON5 0x0576 | |
416 | #define ISINKS_CON6 0x0578 | |
417 | #define ISINKS_CON7 0x057A | |
418 | #define ISINKS_CON8 0x057C | |
419 | #define ISINKS_CON9 0x057E | |
420 | #define ISINKS_CON10 0x0580 | |
421 | #define ISINKS_CON11 0x0582 | |
422 | #define ACCDET_CON0 0x0584 | |
423 | #define ACCDET_CON1 0x0586 | |
424 | #define ACCDET_CON2 0x0588 | |
425 | #define ACCDET_CON3 0x058A | |
426 | #define ACCDET_CON4 0x058C | |
427 | #define ACCDET_CON5 0x058E | |
428 | #define ACCDET_CON6 0x0590 | |
429 | #define ACCDET_CON7 0x0592 | |
430 | #define ACCDET_CON8 0x0594 | |
431 | #define ACCDET_CON9 0x0596 | |
432 | #define ACCDET_CON10 0x0598 | |
433 | #define ACCDET_CON11 0x059A | |
434 | #define ACCDET_CON12 0x059C | |
435 | #define ACCDET_CON13 0x059E | |
436 | #define ACCDET_CON14 0x05A0 | |
437 | #define ACCDET_CON15 0x05A2 | |
438 | #define ACCDET_CON16 0x05A4 | |
439 | #define SPK_CON0 0x0600 | |
440 | #define SPK_CON1 0x0602 | |
441 | #define SPK_CON2 0x0604 | |
442 | #define SPK_CON3 0x0606 | |
443 | #define SPK_CON4 0x0608 | |
444 | #define SPK_CON5 0x060A | |
445 | #define SPK_CON6 0x060C | |
446 | #define SPK_CON7 0x060E | |
447 | #define SPK_CON8 0x0610 | |
448 | #define SPK_CON9 0x0612 | |
449 | #define SPK_CON10 0x0614 | |
450 | #define SPK_CON11 0x0616 | |
451 | #define FGADC_CON0 0x0618 | |
452 | #define FGADC_CON1 0x061A | |
453 | #define FGADC_CON2 0x061C | |
454 | #define FGADC_CON3 0x061E | |
455 | #define FGADC_CON4 0x0620 | |
456 | #define FGADC_CON5 0x0622 | |
457 | #define FGADC_CON6 0x0624 | |
458 | #define FGADC_CON7 0x0626 | |
459 | #define FGADC_CON8 0x0628 | |
460 | #define FGADC_CON9 0x062A | |
461 | #define FGADC_CON10 0x062C | |
462 | #define FGADC_CON11 0x062E | |
463 | #define FGADC_CON12 0x0630 | |
464 | #define FGADC_CON13 0x0632 | |
465 | #define FGADC_CON14 0x0634 | |
466 | #define FGADC_CON15 0x0636 | |
467 | #define FGADC_CON16 0x0638 | |
468 | #define FGADC_CON17 0x063A | |
469 | #define FGADC_CON18 0x063C | |
470 | #define FGADC_CON19 0x063E | |
471 | #define RTC_MIX_CON0 0x0640 | |
472 | #define RTC_MIX_CON1 0x0642 | |
473 | #define AUDDAC_CON0 0x0700 | |
474 | #define AUDBUF_CFG0 0x0702 | |
475 | #define AUDBUF_CFG1 0x0704 | |
476 | #define AUDBUF_CFG2 0x0706 | |
477 | #define AUDBUF_CFG3 0x0708 | |
478 | #define AUDBUF_CFG4 0x070A | |
479 | #define IBIASDIST_CFG0 0x070C | |
480 | #define AUDACCDEPOP_CFG0 0x070E | |
481 | #define AUD_IV_CFG0 0x0710 | |
482 | #define AUDCLKGEN_CFG0 0x0712 | |
483 | #define AUDLDO_CFG0 0x0714 | |
484 | #define AUDLDO_CFG1 0x0716 | |
485 | #define AUDNVREGGLB_CFG0 0x0718 | |
486 | #define AUD_NCP0 0x071A | |
487 | #define AUDPREAMP_CON0 0x071C | |
488 | #define AUDADC_CON0 0x071E | |
489 | #define AUDADC_CON1 0x0720 | |
490 | #define AUDADC_CON2 0x0722 | |
491 | #define AUDADC_CON3 0x0724 | |
492 | #define AUDADC_CON4 0x0726 | |
493 | #define AUDADC_CON5 0x0728 | |
494 | #define AUDADC_CON6 0x072A | |
495 | #define AUDDIGMI_CON0 0x072C | |
496 | #define AUDLSBUF_CON0 0x072E | |
497 | #define AUDLSBUF_CON1 0x0730 | |
498 | #define AUDENCSPARE_CON0 0x0732 | |
499 | #define AUDENCCLKSQ_CON0 0x0734 | |
500 | #define AUDPREAMPGAIN_CON0 0x0736 | |
501 | #define ZCD_CON0 0x0738 | |
502 | #define ZCD_CON1 0x073A | |
503 | #define ZCD_CON2 0x073C | |
504 | #define ZCD_CON3 0x073E | |
505 | #define ZCD_CON4 0x0740 | |
506 | #define ZCD_CON5 0x0742 | |
507 | #define NCP_CLKDIV_CON0 0x0744 | |
508 | #define NCP_CLKDIV_CON1 0x0746 | |
509 | #define RG_DCXO_S2A_CON0 0x800 | |
510 | #define RG_DCXO_S2A_TMP1_CON0 0x802 | |
511 | #define RG_DCXO_S2A_TMP1_CON1 0x804 | |
512 | #define RG_DCXO_S2A_TMP2_CON0 0x806 | |
513 | #define RG_DCXO_S2A_TMP2_CON1 0x808 | |
514 | #define RG_DCXO_S2A_TMP3_CON0 0x80a | |
515 | #define RG_DCXO_S2A_TMP3_CON1 0x80c | |
516 | #define RG_DCXO_S2A_FINAL_CON0 0x80e | |
517 | #define RG_DCXO_S2A_FINAL_CON1 0x810 | |
518 | #define RG_DCXO_A2S_CON0 0x812 | |
519 | #define RG_DCXO_A2S_TMP1_CON0 0x814 | |
520 | #define RG_DCXO_A2S_TMP1_CON1 0x816 | |
521 | #define RG_DCXO_A2S_TMP2_CON0 0x818 | |
522 | #define RG_DCXO_A2S_TMP2_CON1 0x81a | |
523 | #define RG_DCXO_A2S_TMP3_CON0 0x81c | |
524 | #define RG_DCXO_A2S_TMP3_CON1 0x81e | |
525 | #define RG_DCXO_A2S_FINAL_CON0 0x820 | |
526 | #define RG_DCXO_A2S_FINAL_CON1 0x822 | |
527 | #define RG_DCXO_POR2_CON0 0x824 | |
528 | #define RG_DCXO_POR2_CON1 0x826 | |
529 | #define RG_DCXO_POR2_CON2 0x828 | |
530 | #define RG_DCXO_POR2_TMP1_CON0 0x82a | |
531 | #define RG_DCXO_POR2_TMP1_CON1 0x82c | |
532 | #define RG_DCXO_POR2_TMP2_CON0 0x82e | |
533 | #define RG_DCXO_POR2_TMP2_CON1 0x830 | |
534 | #define RG_DCXO_POR2_TMP3_CON0 0x832 | |
535 | #define RG_DCXO_POR2_TMP3_CON1 0x834 | |
536 | #define RG_DCXO_POR2_FINAL_CON0 0x836 | |
537 | #define RG_DCXO_POR2_FINAL_CON1 0x838 | |
538 | #define RG_DCXO_CON0 0x83a | |
539 | #define RG_DCXO_CON1 0x83c | |
540 | #define RG_DCXO_CON2 0x83e | |
541 | #define RG_DCXO_CON3 0x840 | |
542 | #define RG_DCXO_MANUAL_CON3 0x842 | |
543 | #define RG_DCXO_MANUAL_CON1 0x844 | |
544 | #define RG_DCXO_MANUAL_CON2 0x846 | |
545 | #define RG_DCXO_ANALOG_CON0 0x848 | |
546 | #define RG_DCXO_ANALOG_CON1 0x84a | |
547 | #define RG_DCXO_ANALOG_CON2 0x84c | |
548 | #define RG_DCXO_ANALOG_CON3 0x84e | |
549 | #define RG_DCXO_ANALOG_CON4 0x850 | |
550 | #define RG_DCXO_FORCE_MODE0 0x852 | |
551 | #define RG_DCXO_FORCE_MODE1 0x854 | |
552 | #define RG_DCXO_FORCE_MODE2 0x856 | |
553 | #define RG_DCXO_S2A_CON1 0x858 | |
554 | #define RG_DCXO_A2S_CON1 0x85a | |
555 | #define RG_DCXO_POR2_CON3 0x85c | |
556 | #define RG_DCXO_FORCE_MODE3 0x85e | |
557 | #define RG_DCXO_ANALOG_RO0 0x860 | |
558 | #define RG_DCXO_TRIM_RO0 0x862 | |
559 | #define RG_DCXO_TRIM_RO1 0x864 | |
560 | ||
561 | //mask is HEX | |
562 | //shift is Integer | |
563 | #define PMIC_RGS_VCDT_HV_DET_MASK 0x1 | |
564 | #define PMIC_RGS_VCDT_HV_DET_SHIFT 7 | |
565 | #define PMIC_RGS_VCDT_LV_DET_MASK 0x1 | |
566 | #define PMIC_RGS_VCDT_LV_DET_SHIFT 6 | |
567 | #define PMIC_RGS_CHRDET_MASK 0x1 | |
568 | #define PMIC_RGS_CHRDET_SHIFT 5 | |
569 | #define PMIC_RG_CHR_EN_MASK 0x1 | |
570 | #define PMIC_RG_CHR_EN_SHIFT 4 | |
571 | #define PMIC_RG_CSDAC_EN_MASK 0x1 | |
572 | #define PMIC_RG_CSDAC_EN_SHIFT 3 | |
573 | #define PMIC_RG_PCHR_AUTOMODE_MASK 0x1 | |
574 | #define PMIC_RG_PCHR_AUTOMODE_SHIFT 2 | |
575 | #define PMIC_RGS_CHR_LDO_DET_MASK 0x1 | |
576 | #define PMIC_RGS_CHR_LDO_DET_SHIFT 1 | |
577 | #define PMIC_RG_VCDT_HV_EN_MASK 0x1 | |
578 | #define PMIC_RG_VCDT_HV_EN_SHIFT 0 | |
579 | #define PMIC_RG_VCDT_HV_VTH_MASK 0xF | |
580 | #define PMIC_RG_VCDT_HV_VTH_SHIFT 4 | |
581 | #define PMIC_RG_VCDT_LV_VTH_MASK 0xF | |
582 | #define PMIC_RG_VCDT_LV_VTH_SHIFT 0 | |
583 | #define PMIC_RGS_VBAT_CC_DET_MASK 0x1 | |
584 | #define PMIC_RGS_VBAT_CC_DET_SHIFT 7 | |
585 | #define PMIC_RGS_VBAT_CV_DET_MASK 0x1 | |
586 | #define PMIC_RGS_VBAT_CV_DET_SHIFT 6 | |
587 | #define PMIC_RGS_CS_DET_MASK 0x1 | |
588 | #define PMIC_RGS_CS_DET_SHIFT 5 | |
589 | #define PMIC_RG_CS_EN_MASK 0x1 | |
590 | #define PMIC_RG_CS_EN_SHIFT 3 | |
591 | #define PMIC_RG_VBAT_CC_EN_MASK 0x1 | |
592 | #define PMIC_RG_VBAT_CC_EN_SHIFT 2 | |
593 | #define PMIC_RG_VBAT_CV_EN_MASK 0x1 | |
594 | #define PMIC_RG_VBAT_CV_EN_SHIFT 1 | |
595 | #define PMIC_RG_VBAT_CC_VTH_MASK 0x3 | |
596 | #define PMIC_RG_VBAT_CC_VTH_SHIFT 6 | |
597 | #define PMIC_RG_VBAT_CV_VTH_MASK 0x1F | |
598 | #define PMIC_RG_VBAT_CV_VTH_SHIFT 0 | |
599 | #define PMIC_RG_CS_VTH_MASK 0xF | |
600 | #define PMIC_RG_CS_VTH_SHIFT 0 | |
601 | #define PMIC_RG_PCHR_TOLTC_MASK 0x7 | |
602 | #define PMIC_RG_PCHR_TOLTC_SHIFT 4 | |
603 | #define PMIC_RG_PCHR_TOHTC_MASK 0x7 | |
604 | #define PMIC_RG_PCHR_TOHTC_SHIFT 0 | |
605 | #define PMIC_RGS_VBAT_OV_DET_MASK 0x1 | |
606 | #define PMIC_RGS_VBAT_OV_DET_SHIFT 6 | |
607 | #define PMIC_RG_VBAT_OV_DEG_MASK 0x1 | |
608 | #define PMIC_RG_VBAT_OV_DEG_SHIFT 5 | |
609 | #define PMIC_RG_VBAT_OV_VTH_MASK 0x7 | |
610 | #define PMIC_RG_VBAT_OV_VTH_SHIFT 1 | |
611 | #define PMIC_RG_VBAT_OV_EN_MASK 0x1 | |
612 | #define PMIC_RG_VBAT_OV_EN_SHIFT 0 | |
613 | #define PMIC_RGS_BATON_UNDET_MASK 0x1 | |
614 | #define PMIC_RGS_BATON_UNDET_SHIFT 12 | |
615 | #define PMIC_RG_BATON_HT_TRIM_SET_MASK 0x1 | |
616 | #define PMIC_RG_BATON_HT_TRIM_SET_SHIFT 7 | |
617 | #define PMIC_RG_BATON_HT_TRIM_MASK 0x7 | |
618 | #define PMIC_RG_BATON_HT_TRIM_SHIFT 4 | |
619 | #define PMIC_BATON_TDET_EN_MASK 0x1 | |
620 | #define PMIC_BATON_TDET_EN_SHIFT 2 | |
621 | #define PMIC_RG_BATON_HT_EN_MASK 0x1 | |
622 | #define PMIC_RG_BATON_HT_EN_SHIFT 1 | |
623 | #define PMIC_RG_BATON_EN_MASK 0x1 | |
624 | #define PMIC_RG_BATON_EN_SHIFT 0 | |
625 | #define PMIC_RG_CSDAC_DATA_MASK 0x3FF | |
626 | #define PMIC_RG_CSDAC_DATA_SHIFT 0 | |
627 | #define PMIC_RG_FRC_CSVTH_USBDL_MASK 0x1 | |
628 | #define PMIC_RG_FRC_CSVTH_USBDL_SHIFT 0 | |
629 | #define PMIC_RGS_OTG_BVALID_DET_MASK 0x1 | |
630 | #define PMIC_RGS_OTG_BVALID_DET_SHIFT 6 | |
631 | #define PMIC_RG_OTG_BVALID_EN_MASK 0x1 | |
632 | #define PMIC_RG_OTG_BVALID_EN_SHIFT 5 | |
633 | #define PMIC_RG_PCHR_FLAG_EN_MASK 0x1 | |
634 | #define PMIC_RG_PCHR_FLAG_EN_SHIFT 4 | |
635 | #define PMIC_RGS_PCHR_FLAG_OUT_MASK 0xF | |
636 | #define PMIC_RGS_PCHR_FLAG_OUT_SHIFT 0 | |
637 | #define PMIC_RG_PCHR_FLAG_SEL_MASK 0x3F | |
638 | #define PMIC_RG_PCHR_FLAG_SEL_SHIFT 0 | |
639 | #define PMIC_RG_PCHR_FT_CTRL_MASK 0x7 | |
640 | #define PMIC_RG_PCHR_FT_CTRL_SHIFT 4 | |
641 | #define PMIC_RG_PCHR_RST_MASK 0x1 | |
642 | #define PMIC_RG_PCHR_RST_SHIFT 2 | |
643 | #define PMIC_RG_CSDAC_TESTMODE_MASK 0x1 | |
644 | #define PMIC_RG_CSDAC_TESTMODE_SHIFT 1 | |
645 | #define PMIC_RG_PCHR_TESTMODE_MASK 0x1 | |
646 | #define PMIC_RG_PCHR_TESTMODE_SHIFT 0 | |
647 | #define PMIC_RG_CHRWDT_WR_MASK 0x1 | |
648 | #define PMIC_RG_CHRWDT_WR_SHIFT 8 | |
649 | #define PMIC_RG_CHRWDT_EN_MASK 0x1 | |
650 | #define PMIC_RG_CHRWDT_EN_SHIFT 4 | |
651 | #define PMIC_RG_CHRWDT_TD_MASK 0xF | |
652 | #define PMIC_RG_CHRWDT_TD_SHIFT 0 | |
653 | #define PMIC_RG_PCHR_RV_MASK 0xFF | |
654 | #define PMIC_RG_PCHR_RV_SHIFT 0 | |
655 | #define PMIC_RGS_CHRWDT_OUT_MASK 0x1 | |
656 | #define PMIC_RGS_CHRWDT_OUT_SHIFT 2 | |
657 | #define PMIC_RG_CHRWDT_FLAG_WR_MASK 0x1 | |
658 | #define PMIC_RG_CHRWDT_FLAG_WR_SHIFT 1 | |
659 | #define PMIC_RG_CHRWDT_INT_EN_MASK 0x1 | |
660 | #define PMIC_RG_CHRWDT_INT_EN_SHIFT 0 | |
661 | #define PMIC_ADCIN_VCHR_EN_MASK 0x1 | |
662 | #define PMIC_ADCIN_VCHR_EN_SHIFT 12 | |
663 | #define PMIC_ADCIN_VSEN_EN_MASK 0x1 | |
664 | #define PMIC_ADCIN_VSEN_EN_SHIFT 11 | |
665 | #define PMIC_ADCIN_VBAT_EN_MASK 0x1 | |
666 | #define PMIC_ADCIN_VBAT_EN_SHIFT 10 | |
667 | #define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK 0x1 | |
668 | #define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT 9 | |
669 | #define PMIC_ADCIN_VSEN_MUX_EN_MASK 0x1 | |
670 | #define PMIC_ADCIN_VSEN_MUX_EN_SHIFT 8 | |
671 | #define PMIC_RG_USBDL_SET_MASK 0x1 | |
672 | #define PMIC_RG_USBDL_SET_SHIFT 3 | |
673 | #define PMIC_RG_USBDL_RST_MASK 0x1 | |
674 | #define PMIC_RG_USBDL_RST_SHIFT 2 | |
675 | #define PMIC_RG_UVLO_VTHL_MASK 0x3 | |
676 | #define PMIC_RG_UVLO_VTHL_SHIFT 0 | |
677 | #define PMIC_RG_BGR_UNCHOP_MASK 0x1 | |
678 | #define PMIC_RG_BGR_UNCHOP_SHIFT 5 | |
679 | #define PMIC_RG_BGR_UNCHOP_PH_MASK 0x1 | |
680 | #define PMIC_RG_BGR_UNCHOP_PH_SHIFT 4 | |
681 | #define PMIC_RG_BGR_RSEL_MASK 0x7 | |
682 | #define PMIC_RG_BGR_RSEL_SHIFT 0 | |
683 | #define PMIC_RGS_BC11_CMP_OUT_MASK 0x1 | |
684 | #define PMIC_RGS_BC11_CMP_OUT_SHIFT 7 | |
685 | #define PMIC_RG_BC11_VSRC_EN_MASK 0x3 | |
686 | #define PMIC_RG_BC11_VSRC_EN_SHIFT 2 | |
687 | #define PMIC_RG_BC11_RST_MASK 0x1 | |
688 | #define PMIC_RG_BC11_RST_SHIFT 1 | |
689 | #define PMIC_RG_BC11_BB_CTRL_MASK 0x1 | |
690 | #define PMIC_RG_BC11_BB_CTRL_SHIFT 0 | |
691 | #define PMIC_RG_BC11_BIAS_EN_MASK 0x1 | |
692 | #define PMIC_RG_BC11_BIAS_EN_SHIFT 8 | |
693 | #define PMIC_RG_BC11_IPU_EN_MASK 0x3 | |
694 | #define PMIC_RG_BC11_IPU_EN_SHIFT 6 | |
695 | #define PMIC_RG_BC11_IPD_EN_MASK 0x3 | |
696 | #define PMIC_RG_BC11_IPD_EN_SHIFT 4 | |
697 | #define PMIC_RG_BC11_CMP_EN_MASK 0x3 | |
698 | #define PMIC_RG_BC11_CMP_EN_SHIFT 2 | |
699 | #define PMIC_RG_BC11_VREF_VTH_MASK 0x3 | |
700 | #define PMIC_RG_BC11_VREF_VTH_SHIFT 0 | |
701 | #define PMIC_RG_CSDAC_STP_DEC_MASK 0x7 | |
702 | #define PMIC_RG_CSDAC_STP_DEC_SHIFT 4 | |
703 | #define PMIC_RG_CSDAC_STP_INC_MASK 0x7 | |
704 | #define PMIC_RG_CSDAC_STP_INC_SHIFT 0 | |
705 | #define PMIC_RG_CSDAC_STP_MASK 0x7 | |
706 | #define PMIC_RG_CSDAC_STP_SHIFT 4 | |
707 | #define PMIC_RG_CSDAC_DLY_MASK 0x7 | |
708 | #define PMIC_RG_CSDAC_DLY_SHIFT 0 | |
709 | #define PMIC_RG_CHRIND_DIMMING_MASK 0x1 | |
710 | #define PMIC_RG_CHRIND_DIMMING_SHIFT 7 | |
711 | #define PMIC_RG_CHRIND_ON_MASK 0x1 | |
712 | #define PMIC_RG_CHRIND_ON_SHIFT 6 | |
713 | #define PMIC_RG_LOW_ICH_DB_MASK 0x3F | |
714 | #define PMIC_RG_LOW_ICH_DB_SHIFT 0 | |
715 | #define PMIC_RG_ULC_DET_EN_MASK 0x1 | |
716 | #define PMIC_RG_ULC_DET_EN_SHIFT 7 | |
717 | #define PMIC_RG_HWCV_EN_MASK 0x1 | |
718 | #define PMIC_RG_HWCV_EN_SHIFT 6 | |
719 | #define PMIC_RG_TRACKING_EN_MASK 0x1 | |
720 | #define PMIC_RG_TRACKING_EN_SHIFT 4 | |
721 | #define PMIC_RG_CSDAC_MODE_MASK 0x1 | |
722 | #define PMIC_RG_CSDAC_MODE_SHIFT 2 | |
723 | #define PMIC_RG_VCDT_MODE_MASK 0x1 | |
724 | #define PMIC_RG_VCDT_MODE_SHIFT 1 | |
725 | #define PMIC_RG_CV_MODE_MASK 0x1 | |
726 | #define PMIC_RG_CV_MODE_SHIFT 0 | |
727 | #define PMIC_RG_ICHRG_TRIM_MASK 0xF | |
728 | #define PMIC_RG_ICHRG_TRIM_SHIFT 4 | |
729 | #define PMIC_RG_BGR_TRIM_EN_MASK 0x1 | |
730 | #define PMIC_RG_BGR_TRIM_EN_SHIFT 0 | |
731 | #define PMIC_RG_BGR_TRIM_MASK 0x1F | |
732 | #define PMIC_RG_BGR_TRIM_SHIFT 0 | |
733 | #define PMIC_RG_OVP_TRIM_MASK 0xF | |
734 | #define PMIC_RG_OVP_TRIM_SHIFT 0 | |
735 | #define PMIC_RG_BGR_TEST_RSTB_MASK 0x1 | |
736 | #define PMIC_RG_BGR_TEST_RSTB_SHIFT 7 | |
737 | #define PMIC_RG_BGR_TEST_EN_MASK 0x1 | |
738 | #define PMIC_RG_BGR_TEST_EN_SHIFT 6 | |
739 | #define PMIC_QI_BGR_EXT_BUF_EN_MASK 0x1 | |
740 | #define PMIC_QI_BGR_EXT_BUF_EN_SHIFT 5 | |
741 | #define PMIC_CHR_OSC_TRIM_MASK 0x1F | |
742 | #define PMIC_CHR_OSC_TRIM_SHIFT 0 | |
743 | #define PMIC_RG_DAC_USBDL_MAX_MASK 0x3FF | |
744 | #define PMIC_RG_DAC_USBDL_MAX_SHIFT 0 | |
745 | #define PMIC_RG_PCHR_RSV_MASK 0xFF | |
746 | #define PMIC_RG_PCHR_RSV_SHIFT 0 | |
747 | #define PMIC_CID_MASK 0xFFFF | |
748 | #define PMIC_CID_SHIFT 0 | |
749 | #define PMIC_RG_STRUP_6M_PDN_MASK 0x1 | |
750 | #define PMIC_RG_STRUP_6M_PDN_SHIFT 15 | |
751 | #define PMIC_RG_ACCDET_CK_PDN_MASK 0x1 | |
752 | #define PMIC_RG_ACCDET_CK_PDN_SHIFT 14 | |
753 | #define PMIC_RG_AUXADC_CK_PDN_MASK 0x1 | |
754 | #define PMIC_RG_AUXADC_CK_PDN_SHIFT 13 | |
755 | #define PMIC_RG_SMPS_CK_DIV_PDN_MASK 0x1 | |
756 | #define PMIC_RG_SMPS_CK_DIV_PDN_SHIFT 12 | |
757 | #define PMIC_RG_SMPS_CK_DIV2_PDN_MASK 0x1 | |
758 | #define PMIC_RG_SMPS_CK_DIV2_PDN_SHIFT 11 | |
759 | #define PMIC_RG_SPK_DIV_PDN_MASK 0x1 | |
760 | #define PMIC_RG_SPK_DIV_PDN_SHIFT 10 | |
761 | #define PMIC_RG_SPK_PWM_DIV_PDN_MASK 0x1 | |
762 | #define PMIC_RG_SPK_PWM_DIV_PDN_SHIFT 9 | |
763 | #define PMIC_RG_RTC_MCLK_PDN_MASK 0x1 | |
764 | #define PMIC_RG_RTC_MCLK_PDN_SHIFT 8 | |
765 | #define PMIC_RG_BST_DRV_1M_CK_PDN_MASK 0x1 | |
766 | #define PMIC_RG_BST_DRV_1M_CK_PDN_SHIFT 7 | |
767 | #define PMIC_RG_FGADC_ANA_CK_PDN_MASK 0x1 | |
768 | #define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT 6 | |
769 | #define PMIC_RG_FGADC_CK_PDN_MASK 0x1 | |
770 | #define PMIC_RG_FGADC_CK_PDN_SHIFT 5 | |
771 | #define PMIC_RG_EFUSE_CK_PDN_MASK 0x1 | |
772 | #define PMIC_RG_EFUSE_CK_PDN_SHIFT 4 | |
773 | #define PMIC_RG_PWMOC_CK_PDN_MASK 0x1 | |
774 | #define PMIC_RG_PWMOC_CK_PDN_SHIFT 3 | |
775 | #define PMIC_RG_SPK_CK_PDN_MASK 0x1 | |
776 | #define PMIC_RG_SPK_CK_PDN_SHIFT 2 | |
777 | #define PMIC_RG_AUD_13M_PDN_MASK 0x1 | |
778 | #define PMIC_RG_AUD_13M_PDN_SHIFT 1 | |
779 | #define PMIC_RG_AUD_26M_PDN_MASK 0x1 | |
780 | #define PMIC_RG_AUD_26M_PDN_SHIFT 0 | |
781 | #define PMIC_RG_TOP_CKPDN2_RSV_15_MASK 0x1 | |
782 | #define PMIC_RG_TOP_CKPDN2_RSV_15_SHIFT 15 | |
783 | #define PMIC_RG_RTC_75K_CK_PDN_MASK 0x1 | |
784 | #define PMIC_RG_RTC_75K_CK_PDN_SHIFT 14 | |
785 | #define PMIC_RG_STRUP_32K_CK_PDN_MASK 0x1 | |
786 | #define PMIC_RG_STRUP_32K_CK_PDN_SHIFT 13 | |
787 | #define PMIC_RG_BUCK_1M_CK_PDN_MASK 0x1 | |
788 | #define PMIC_RG_BUCK_1M_CK_PDN_SHIFT 12 | |
789 | #define PMIC_RG_BUCK32K_PDN_MASK 0x1 | |
790 | #define PMIC_RG_BUCK32K_PDN_SHIFT 11 | |
791 | #define PMIC_RG_BUCK_ANA_CK_PDN_MASK 0x1 | |
792 | #define PMIC_RG_BUCK_ANA_CK_PDN_SHIFT 10 | |
793 | #define PMIC_RG_BUCK_CK_PDN_MASK 0x1 | |
794 | #define PMIC_RG_BUCK_CK_PDN_SHIFT 9 | |
795 | #define PMIC_RG_CHR1M_CK_PDN_MASK 0x1 | |
796 | #define PMIC_RG_CHR1M_CK_PDN_SHIFT 8 | |
797 | #define PMIC_RG_DRV_32K_CK_PDN_MASK 0x1 | |
798 | #define PMIC_RG_DRV_32K_CK_PDN_SHIFT 7 | |
799 | #define PMIC_RG_INTRP_CK_PDN_MASK 0x1 | |
800 | #define PMIC_RG_INTRP_CK_PDN_SHIFT 6 | |
801 | #define PMIC_RG_LDOSTB_1M_CK_PDN_MASK 0x1 | |
802 | #define PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT 5 | |
803 | #define PMIC_RG_PCHR_32K_CK_PDN_MASK 0x1 | |
804 | #define PMIC_RG_PCHR_32K_CK_PDN_SHIFT 4 | |
805 | #define PMIC_RG_RTC_32K_CK_PDN_MASK 0x1 | |
806 | #define PMIC_RG_RTC_32K_CK_PDN_SHIFT 3 | |
807 | #define PMIC_RG_STRUP_75K_CK_PDN_MASK 0x1 | |
808 | #define PMIC_RG_STRUP_75K_CK_PDN_SHIFT 2 | |
809 | #define PMIC_RG_FQMTR_PDN_MASK 0x1 | |
810 | #define PMIC_RG_FQMTR_PDN_SHIFT 1 | |
811 | #define PMIC_RG_RTC32K_1V8_PDN_MASK 0x1 | |
812 | #define PMIC_RG_RTC32K_1V8_PDN_SHIFT 0 | |
813 | #define PMIC_RG_TOP_GPIO_CKPDN_RSV_15_14_MASK 0x3 | |
814 | #define PMIC_RG_TOP_GPIO_CKPDN_RSV_15_14_SHIFT 14 | |
815 | #define PMIC_RG_GPIO32K_PDN_MASK 0x7F | |
816 | #define PMIC_RG_GPIO32K_PDN_SHIFT 7 | |
817 | #define PMIC_RG_GPIO26M_PDN_MASK 0x7F | |
818 | #define PMIC_RG_GPIO26M_PDN_SHIFT 0 | |
819 | #define PMIC_RG_TOP_RST_CON_RSV_15_9_MASK 0x7F | |
820 | #define PMIC_RG_TOP_RST_CON_RSV_15_9_SHIFT 9 | |
821 | #define PMIC_RG_FQMTR_RST_MASK 0x1 | |
822 | #define PMIC_RG_FQMTR_RST_SHIFT 8 | |
823 | #define PMIC_RG_RTC_RST_MASK 0x1 | |
824 | #define PMIC_RG_RTC_RST_SHIFT 7 | |
825 | #define PMIC_RG_DRIVER_RST_MASK 0x1 | |
826 | #define PMIC_RG_DRIVER_RST_SHIFT 6 | |
827 | #define PMIC_RG_SPK_RST_MASK 0x1 | |
828 | #define PMIC_RG_SPK_RST_SHIFT 5 | |
829 | #define PMIC_RG_ACCDET_RST_MASK 0x1 | |
830 | #define PMIC_RG_ACCDET_RST_SHIFT 4 | |
831 | #define PMIC_RG_FGADC_RST_MASK 0x1 | |
832 | #define PMIC_RG_FGADC_RST_SHIFT 3 | |
833 | #define PMIC_RG_AUDIO_RST_MASK 0x1 | |
834 | #define PMIC_RG_AUDIO_RST_SHIFT 2 | |
835 | #define PMIC_RG_AUXADC_RST_MASK 0x1 | |
836 | #define PMIC_RG_AUXADC_RST_SHIFT 1 | |
837 | #define PMIC_RG_EFUSE_MAN_RST_MASK 0x1 | |
838 | #define PMIC_RG_EFUSE_MAN_RST_SHIFT 0 | |
839 | #define PMIC_RG_WRP_PDN_MASK 0x1 | |
840 | #define PMIC_RG_WRP_PDN_SHIFT 7 | |
841 | #define PMIC_RG_WRP_32K_PDN_MASK 0x1 | |
842 | #define PMIC_RG_WRP_32K_PDN_SHIFT 6 | |
843 | #define PMIC_RG_WRP_EINT_PDN_MASK 0x1 | |
844 | #define PMIC_RG_WRP_EINT_PDN_SHIFT 5 | |
845 | #define PMIC_RG_WRP_KP_PDN_MASK 0x1 | |
846 | #define PMIC_RG_WRP_KP_PDN_SHIFT 4 | |
847 | #define PMIC_RG_WRP_PWM_PDN_MASK 0x1 | |
848 | #define PMIC_RG_WRP_PWM_PDN_SHIFT 3 | |
849 | #define PMIC_RG_WRP_I2C2_PDN_MASK 0x1 | |
850 | #define PMIC_RG_WRP_I2C2_PDN_SHIFT 2 | |
851 | #define PMIC_RG_WRP_I2C1_PDN_MASK 0x1 | |
852 | #define PMIC_RG_WRP_I2C1_PDN_SHIFT 1 | |
853 | #define PMIC_RG_WRP_I2C0_PDN_MASK 0x1 | |
854 | #define PMIC_RG_WRP_I2C0_PDN_SHIFT 0 | |
855 | #define PMIC_RG_WRP_RST_MASK 0x1 | |
856 | #define PMIC_RG_WRP_RST_SHIFT 6 | |
857 | #define PMIC_RG_EINT_RST_MASK 0x1 | |
858 | #define PMIC_RG_EINT_RST_SHIFT 5 | |
859 | #define PMIC_RG_KP_RST_MASK 0x1 | |
860 | #define PMIC_RG_KP_RST_SHIFT 4 | |
861 | #define PMIC_RG_PWM_RST_MASK 0x1 | |
862 | #define PMIC_RG_PWM_RST_SHIFT 3 | |
863 | #define PMIC_RG_I2C2_RST_MASK 0x1 | |
864 | #define PMIC_RG_I2C2_RST_SHIFT 2 | |
865 | #define PMIC_RG_I2C1_RST_MASK 0x1 | |
866 | #define PMIC_RG_I2C1_RST_SHIFT 1 | |
867 | #define PMIC_RG_I2C0_RST_MASK 0x1 | |
868 | #define PMIC_RG_I2C0_RST_SHIFT 0 | |
869 | #define PMIC_RG_PWRKEY_RST_TD_MASK 0x3 | |
870 | #define PMIC_RG_PWRKEY_RST_TD_SHIFT 8 | |
871 | #define PMIC_RG_PWRRST_TMR_DIS_MASK 0x1 | |
872 | #define PMIC_RG_PWRRST_TMR_DIS_SHIFT 7 | |
873 | #define PMIC_RG_PWRKEY_RST_EN_MASK 0x1 | |
874 | #define PMIC_RG_PWRKEY_RST_EN_SHIFT 6 | |
875 | #define PMIC_RG_HOMEKEY_RST_EN_MASK 0x1 | |
876 | #define PMIC_RG_HOMEKEY_RST_EN_SHIFT 5 | |
877 | #define PMIC_RG_RST_PART_SEL_MASK 0x1 | |
878 | #define PMIC_RG_RST_PART_SEL_SHIFT 4 | |
879 | #define PMIC_RG_TOP_RST_MISC_RSV_3_MASK 0x1 | |
880 | #define PMIC_RG_TOP_RST_MISC_RSV_3_SHIFT 3 | |
881 | #define PMIC_RG_STRUP_MAN_RST_EN_MASK 0x1 | |
882 | #define PMIC_RG_STRUP_MAN_RST_EN_SHIFT 2 | |
883 | #define PMIC_RG_SYSRSTB_EN_MASK 0x1 | |
884 | #define PMIC_RG_SYSRSTB_EN_SHIFT 1 | |
885 | #define PMIC_RG_AP_RST_DIS_MASK 0x1 | |
886 | #define PMIC_RG_AP_RST_DIS_SHIFT 0 | |
887 | #define PMIC_RG_OSC_SEL_ALIGN_DIS_MASK 0x1 | |
888 | #define PMIC_RG_OSC_SEL_ALIGN_DIS_SHIFT 15 | |
889 | #define PMIC_rg_spitxck_inv_sel_MASK 0x1 | |
890 | #define PMIC_rg_spitxck_inv_sel_SHIFT 14 | |
891 | #define PMIC_RG_OSC_HW_SEL_MASK 0x1 | |
892 | #define PMIC_RG_OSC_HW_SEL_SHIFT 13 | |
893 | #define PMIC_RG_CLKSQ_HW_AUTO_EN_MASK 0x1 | |
894 | #define PMIC_RG_CLKSQ_HW_AUTO_EN_SHIFT 12 | |
895 | #define PMIC_RG_SRCLKPERI_HW_AUTO_EN_MASK 0x1 | |
896 | #define PMIC_RG_SRCLKPERI_HW_AUTO_EN_SHIFT 11 | |
897 | #define PMIC_RG_SRCLKMD2_HW_AUTO_EN_MASK 0x1 | |
898 | #define PMIC_RG_SRCLKMD2_HW_AUTO_EN_SHIFT 10 | |
899 | #define PMIC_RG_SRCVOLT_HW_AUTO_EN_MASK 0x1 | |
900 | #define PMIC_RG_SRCVOLT_HW_AUTO_EN_SHIFT 9 | |
901 | #define PMIC_RG_OSC_SEL_AUTO_MASK 0x1 | |
902 | #define PMIC_RG_OSC_SEL_AUTO_SHIFT 8 | |
903 | #define PMIC_RG_TOP_CKCON1_RSV_07_MASK 0x1 | |
904 | #define PMIC_RG_TOP_CKCON1_RSV_07_SHIFT 7 | |
905 | #define PMIC_RG_SMPS_DIV2_SRC_AUTOFF_DIS_MASK 0x1 | |
906 | #define PMIC_RG_SMPS_DIV2_SRC_AUTOFF_DIS_SHIFT 6 | |
907 | #define PMIC_RG_SMPS_AUTOFF_DIS_MASK 0x1 | |
908 | #define PMIC_RG_SMPS_AUTOFF_DIS_SHIFT 5 | |
909 | #define PMIC_RG_CLKSQ_EN_MASK 0x1 | |
910 | #define PMIC_RG_CLKSQ_EN_SHIFT 4 | |
911 | #define PMIC_RG_SRCLKPERI_EN_MASK 0x1 | |
912 | #define PMIC_RG_SRCLKPERI_EN_SHIFT 3 | |
913 | #define PMIC_RG_SRCLKMD2_EN_MASK 0x1 | |
914 | #define PMIC_RG_SRCLKMD2_EN_SHIFT 2 | |
915 | #define PMIC_RG_SRCVOLT_EN_MASK 0x1 | |
916 | #define PMIC_RG_SRCVOLT_EN_SHIFT 1 | |
917 | #define PMIC_RG_OSC_SEL_MASK 0x1 | |
918 | #define PMIC_RG_OSC_SEL_SHIFT 0 | |
919 | #define PMIC_RG_FQMTR_CKSEL_MASK 0x1 | |
920 | #define PMIC_RG_FQMTR_CKSEL_SHIFT 15 | |
921 | #define PMIC_RG_ACCDET_CKSEL_MASK 0x3 | |
922 | #define PMIC_RG_ACCDET_CKSEL_SHIFT 13 | |
923 | #define PMIC_RG_FG_ANA_CKSEL_MASK 0x1 | |
924 | #define PMIC_RG_FG_ANA_CKSEL_SHIFT 12 | |
925 | #define PMIC_RG_REGCK_SEL_MASK 0x3 | |
926 | #define PMIC_RG_REGCK_SEL_SHIFT 10 | |
927 | #define PMIC_RG_BUCK_2M_SEL_EN_MASK 0x1 | |
928 | #define PMIC_RG_BUCK_2M_SEL_EN_SHIFT 9 | |
929 | #define PMIC_VCA15_6M_SEL_MASK 0x1 | |
930 | #define PMIC_VCA15_6M_SEL_SHIFT 8 | |
931 | #define PMIC_VCORE_6M_SEL_MASK 0x1 | |
932 | #define PMIC_VCORE_6M_SEL_SHIFT 7 | |
933 | #define PMIC_RG_SPK_DIV_SEL_MASK 0x3 | |
934 | #define PMIC_RG_SPK_DIV_SEL_SHIFT 5 | |
935 | #define PMIC_RG_SPK_PWM_DIV_SEL_MASK 0x3 | |
936 | #define PMIC_RG_SPK_PWM_DIV_SEL_SHIFT 3 | |
937 | #define PMIC_RG_AUXADC_DIV_SEL_MASK 0x7 | |
938 | #define PMIC_RG_AUXADC_DIV_SEL_SHIFT 0 | |
939 | #define PMIC_AUXADC_TSTSEL_MASK 0x1 | |
940 | #define PMIC_AUXADC_TSTSEL_SHIFT 15 | |
941 | #define PMIC_PMU75K_TST_DIS_MASK 0x1 | |
942 | #define PMIC_PMU75K_TST_DIS_SHIFT 14 | |
943 | #define PMIC_SMPS_TST_DIS_MASK 0x1 | |
944 | #define PMIC_SMPS_TST_DIS_SHIFT 13 | |
945 | #define PMIC_CHR1M_TST_DIS_MASK 0x1 | |
946 | #define PMIC_CHR1M_TST_DIS_SHIFT 12 | |
947 | #define PMIC_AUD26M_TST_DIS_MASK 0x1 | |
948 | #define PMIC_AUD26M_TST_DIS_SHIFT 11 | |
949 | #define PMIC_RTC32K_TST_DIS_MASK 0x1 | |
950 | #define PMIC_RTC32K_TST_DIS_SHIFT 10 | |
951 | #define PMIC_FG_TST_DIS_MASK 0x1 | |
952 | #define PMIC_FG_TST_DIS_SHIFT 9 | |
953 | #define PMIC_SPK_TST_DIS_MASK 0x1 | |
954 | #define PMIC_SPK_TST_DIS_SHIFT 8 | |
955 | #define PMIC_CHR1M_TSTSEL_MASK 0x3 | |
956 | #define PMIC_CHR1M_TSTSEL_SHIFT 6 | |
957 | #define PMIC_SMPS_TSTSEL_MASK 0x1 | |
958 | #define PMIC_SMPS_TSTSEL_SHIFT 5 | |
959 | #define PMIC_PMU75K_TSTSEL_MASK 0x1 | |
960 | #define PMIC_PMU75K_TSTSEL_SHIFT 4 | |
961 | #define PMIC_AUD26M_TSTSEL_MASK 0x1 | |
962 | #define PMIC_AUD26M_TSTSEL_SHIFT 3 | |
963 | #define PMIC_RTC32K_TSTSEL_MASK 0x1 | |
964 | #define PMIC_RTC32K_TSTSEL_SHIFT 2 | |
965 | #define PMIC_FG_TSTSEL_MASK 0x1 | |
966 | #define PMIC_FG_TSTSEL_SHIFT 1 | |
967 | #define PMIC_SPK_TSTSEL_MASK 0x1 | |
968 | #define PMIC_SPK_TSTSEL_SHIFT 0 | |
969 | #define PMIC_RG_TOP_CKTST2_RSV_15_10_MASK 0x3F | |
970 | #define PMIC_RG_TOP_CKTST2_RSV_15_10_SHIFT 10 | |
971 | #define PMIC_DCXO_TSTSEL_MASK 0x1 | |
972 | #define PMIC_DCXO_TSTSEL_SHIFT 9 | |
973 | #define PMIC_DCXO_TST_DIS_MASK 0x1 | |
974 | #define PMIC_DCXO_TST_DIS_SHIFT 8 | |
975 | #define PMIC_OSC32_CKSEL_MASK 0x1 | |
976 | #define PMIC_OSC32_CKSEL_SHIFT 7 | |
977 | #define PMIC_XOSC32_TSTSEL_MASK 0x1 | |
978 | #define PMIC_XOSC32_TSTSEL_SHIFT 6 | |
979 | #define PMIC_XOSC32_TST_DIS_MASK 0x1 | |
980 | #define PMIC_XOSC32_TST_DIS_SHIFT 5 | |
981 | #define PMIC_RG_PCHR_TEST_CK_SEL_MASK 0x1 | |
982 | #define PMIC_RG_PCHR_TEST_CK_SEL_SHIFT 4 | |
983 | #define PMIC_RG_STRUP_75K_26M_SEL_MASK 0x1 | |
984 | #define PMIC_RG_STRUP_75K_26M_SEL_SHIFT 3 | |
985 | #define PMIC_ACCDET_TSTSEL_MASK 0x1 | |
986 | #define PMIC_ACCDET_TSTSEL_SHIFT 2 | |
987 | #define PMIC_CK1M2M_TSTSEL_MASK 0x1 | |
988 | #define PMIC_CK1M2M_TSTSEL_SHIFT 1 | |
989 | #define PMIC_BGR_TEST_CK_EN_MASK 0x1 | |
990 | #define PMIC_BGR_TEST_CK_EN_SHIFT 0 | |
991 | #define PMIC_VDRM_DEG_EN_MASK 0x1 | |
992 | #define PMIC_VDRM_DEG_EN_SHIFT 7 | |
993 | #define PMIC_VSRMCA7_DEG_EN_MASK 0x1 | |
994 | #define PMIC_VSRMCA7_DEG_EN_SHIFT 6 | |
995 | #define PMIC_VPCA7_DEG_EN_MASK 0x1 | |
996 | #define PMIC_VPCA7_DEG_EN_SHIFT 5 | |
997 | #define PMIC_VIO18_DEG_EN_MASK 0x1 | |
998 | #define PMIC_VIO18_DEG_EN_SHIFT 4 | |
999 | #define PMIC_VGPU_DEG_EN_MASK 0x1 | |
1000 | #define PMIC_VGPU_DEG_EN_SHIFT 3 | |
1001 | #define PMIC_VCORE_DEG_EN_MASK 0x1 | |
1002 | #define PMIC_VCORE_DEG_EN_SHIFT 2 | |
1003 | #define PMIC_VSRMCA15_DEG_EN_MASK 0x1 | |
1004 | #define PMIC_VSRMCA15_DEG_EN_SHIFT 1 | |
1005 | #define PMIC_VCA15_DEG_EN_MASK 0x1 | |
1006 | #define PMIC_VCA15_DEG_EN_SHIFT 0 | |
1007 | #define PMIC_OC_GEAR_BVALID_DET_MASK 0x3 | |
1008 | #define PMIC_OC_GEAR_BVALID_DET_SHIFT 6 | |
1009 | #define PMIC_OC_GEAR_VBATON_UNDET_MASK 0x3 | |
1010 | #define PMIC_OC_GEAR_VBATON_UNDET_SHIFT 4 | |
1011 | #define PMIC_OC_GEAR_LDO_MASK 0x3 | |
1012 | #define PMIC_OC_GEAR_LDO_SHIFT 0 | |
1013 | #define PMIC_VGPU_OC_WND_MASK 0x3 | |
1014 | #define PMIC_VGPU_OC_WND_SHIFT 14 | |
1015 | #define PMIC_VGPU_OC_THD_MASK 0x3 | |
1016 | #define PMIC_VGPU_OC_THD_SHIFT 12 | |
1017 | #define PMIC_VCORE_OC_WND_MASK 0x3 | |
1018 | #define PMIC_VCORE_OC_WND_SHIFT 10 | |
1019 | #define PMIC_VCORE_OC_THD_MASK 0x3 | |
1020 | #define PMIC_VCORE_OC_THD_SHIFT 8 | |
1021 | #define PMIC_VSRMCA15_OC_WND_MASK 0x3 | |
1022 | #define PMIC_VSRMCA15_OC_WND_SHIFT 6 | |
1023 | #define PMIC_VSRMCA15_OC_THD_MASK 0x3 | |
1024 | #define PMIC_VSRMCA15_OC_THD_SHIFT 4 | |
1025 | #define PMIC_VCA15_OC_WND_MASK 0x3 | |
1026 | #define PMIC_VCA15_OC_WND_SHIFT 2 | |
1027 | #define PMIC_VCA15_OC_THD_MASK 0x3 | |
1028 | #define PMIC_VCA15_OC_THD_SHIFT 0 | |
1029 | #define PMIC_VDRM_OC_WND_MASK 0x3 | |
1030 | #define PMIC_VDRM_OC_WND_SHIFT 14 | |
1031 | #define PMIC_VDRM_OC_THD_MASK 0x3 | |
1032 | #define PMIC_VDRM_OC_THD_SHIFT 12 | |
1033 | #define PMIC_VSRMCA7_OC_WND_MASK 0x3 | |
1034 | #define PMIC_VSRMCA7_OC_WND_SHIFT 10 | |
1035 | #define PMIC_VSRMCA7_OC_THD_MASK 0x3 | |
1036 | #define PMIC_VSRMCA7_OC_THD_SHIFT 8 | |
1037 | #define PMIC_VPCA7_OC_WND_MASK 0x3 | |
1038 | #define PMIC_VPCA7_OC_WND_SHIFT 6 | |
1039 | #define PMIC_VPCA7_OC_THD_MASK 0x3 | |
1040 | #define PMIC_VPCA7_OC_THD_SHIFT 4 | |
1041 | #define PMIC_VIO18_OC_WND_MASK 0x3 | |
1042 | #define PMIC_VIO18_OC_WND_SHIFT 2 | |
1043 | #define PMIC_VIO18_OC_THD_MASK 0x3 | |
1044 | #define PMIC_VIO18_OC_THD_SHIFT 0 | |
1045 | #define PMIC_INT_RSV_15_8_MASK 0xFF | |
1046 | #define PMIC_INT_RSV_15_8_SHIFT 8 | |
1047 | #define PMIC_IVGEN_EXT_EN_MASK 0x1 | |
1048 | #define PMIC_IVGEN_EXT_EN_SHIFT 7 | |
1049 | #define PMIC_RG_PWRKEY_RSTB_INT_SEL_MASK 0x1 | |
1050 | #define PMIC_RG_PWRKEY_RSTB_INT_SEL_SHIFT 5 | |
1051 | #define PMIC_RG_PWRKEY_INT_SEL_MASK 0x1 | |
1052 | #define PMIC_RG_PWRKEY_INT_SEL_SHIFT 4 | |
1053 | #define PMIC_RG_HOMEKEY_INT_SEL_MASK 0x1 | |
1054 | #define PMIC_RG_HOMEKEY_INT_SEL_SHIFT 3 | |
1055 | #define PMIC_POLARITY_BVALID_DET_MASK 0x1 | |
1056 | #define PMIC_POLARITY_BVALID_DET_SHIFT 2 | |
1057 | #define PMIC_POLARITY_VBATON_UNDET_MASK 0x1 | |
1058 | #define PMIC_POLARITY_VBATON_UNDET_SHIFT 1 | |
1059 | #define PMIC_POLARITY_MASK 0x1 | |
1060 | #define PMIC_POLARITY_SHIFT 0 | |
1061 | #define PMIC_RG_MON_GRP_SEL_MASK 0xF | |
1062 | #define PMIC_RG_MON_GRP_SEL_SHIFT 8 | |
1063 | #define PMIC_RG_MON_FLAG_SEL_MASK 0xFF | |
1064 | #define PMIC_RG_MON_FLAG_SEL_SHIFT 0 | |
1065 | #define PMIC_RG_TEST_SPK_PWM_MASK 0x1 | |
1066 | #define PMIC_RG_TEST_SPK_PWM_SHIFT 13 | |
1067 | #define PMIC_RG_TEST_SPK_MASK 0x1 | |
1068 | #define PMIC_RG_TEST_SPK_SHIFT 12 | |
1069 | #define PMIC_RG_TEST_STRUP_MASK 0x1 | |
1070 | #define PMIC_RG_TEST_STRUP_SHIFT 11 | |
1071 | #define PMIC_RG_EFUSE_MODE_MASK 0x1 | |
1072 | #define PMIC_RG_EFUSE_MODE_SHIFT 10 | |
1073 | #define PMIC_RG_NANDTREE_MODE_MASK 0x1 | |
1074 | #define PMIC_RG_NANDTREE_MODE_SHIFT 9 | |
1075 | #define PMIC_RG_TEST_AUXADC_MASK 0x1 | |
1076 | #define PMIC_RG_TEST_AUXADC_SHIFT 8 | |
1077 | #define PMIC_RG_TEST_FGPLL_MASK 0x1 | |
1078 | #define PMIC_RG_TEST_FGPLL_SHIFT 7 | |
1079 | #define PMIC_RG_TEST_FG_MASK 0x1 | |
1080 | #define PMIC_RG_TEST_FG_SHIFT 6 | |
1081 | #define PMIC_RG_TEST_AUD_MASK 0x1 | |
1082 | #define PMIC_RG_TEST_AUD_SHIFT 5 | |
1083 | #define PMIC_RG_TEST_WRAP_MASK 0x1 | |
1084 | #define PMIC_RG_TEST_WRAP_SHIFT 4 | |
1085 | #define PMIC_RG_TEST_IO_FG_SEL_MASK 0x1 | |
1086 | #define PMIC_RG_TEST_IO_FG_SEL_SHIFT 3 | |
1087 | #define PMIC_RG_TEST_CLASSD_MASK 0x1 | |
1088 | #define PMIC_RG_TEST_CLASSD_SHIFT 2 | |
1089 | #define PMIC_RG_TEST_DRIVER_MASK 0x1 | |
1090 | #define PMIC_RG_TEST_DRIVER_SHIFT 1 | |
1091 | #define PMIC_RG_TEST_BOOST_MASK 0x1 | |
1092 | #define PMIC_RG_TEST_BOOST_SHIFT 0 | |
1093 | #define PMIC_VRTC_STATUS_MASK 0x1 | |
1094 | #define PMIC_VRTC_STATUS_SHIFT 15 | |
1095 | #define PMIC_STATUS_VTCXO_EN_MASK 0x1 | |
1096 | #define PMIC_STATUS_VTCXO_EN_SHIFT 9 | |
1097 | #define PMIC_STATUS_VUSB_EN_MASK 0x1 | |
1098 | #define PMIC_STATUS_VUSB_EN_SHIFT 8 | |
1099 | #define PMIC_STATUS_VDRM_EN_MASK 0x1 | |
1100 | #define PMIC_STATUS_VDRM_EN_SHIFT 7 | |
1101 | #define PMIC_STATUS_VSRMCA7_EN_MASK 0x1 | |
1102 | #define PMIC_STATUS_VSRMCA7_EN_SHIFT 6 | |
1103 | #define PMIC_STATUS_VPCA7_EN_MASK 0x1 | |
1104 | #define PMIC_STATUS_VPCA7_EN_SHIFT 5 | |
1105 | #define PMIC_STATUS_VIO18_EN_MASK 0x1 | |
1106 | #define PMIC_STATUS_VIO18_EN_SHIFT 4 | |
1107 | #define PMIC_STATUS_VGPU_EN_MASK 0x1 | |
1108 | #define PMIC_STATUS_VGPU_EN_SHIFT 3 | |
1109 | #define PMIC_STATUS_VCORE_EN_MASK 0x1 | |
1110 | #define PMIC_STATUS_VCORE_EN_SHIFT 2 | |
1111 | #define PMIC_STATUS_VSRMCA15_EN_MASK 0x1 | |
1112 | #define PMIC_STATUS_VSRMCA15_EN_SHIFT 1 | |
1113 | #define PMIC_STATUS_VCA15_EN_MASK 0x1 | |
1114 | #define PMIC_STATUS_VCA15_EN_SHIFT 0 | |
1115 | #define PMIC_STATUS_VA28_EN_MASK 0x1 | |
1116 | #define PMIC_STATUS_VA28_EN_SHIFT 15 | |
1117 | #define PMIC_STATUS_VCAMA_EN_MASK 0x1 | |
1118 | #define PMIC_STATUS_VCAMA_EN_SHIFT 12 | |
1119 | #define PMIC_STATUS_VEMC_3V3_EN_MASK 0x1 | |
1120 | #define PMIC_STATUS_VEMC_3V3_EN_SHIFT 10 | |
1121 | #define PMIC_STATUS_VCAMD_EN_MASK 0x1 | |
1122 | #define PMIC_STATUS_VCAMD_EN_SHIFT 9 | |
1123 | #define PMIC_STATUS_VCAMIO_EN_MASK 0x1 | |
1124 | #define PMIC_STATUS_VCAMIO_EN_SHIFT 8 | |
1125 | #define PMIC_STATUS_VCAMAF_EN_MASK 0x1 | |
1126 | #define PMIC_STATUS_VCAMAF_EN_SHIFT 7 | |
1127 | #define PMIC_STATUS_VGP4_EN_MASK 0x1 | |
1128 | #define PMIC_STATUS_VGP4_EN_SHIFT 6 | |
1129 | #define PMIC_STATUS_VGP5_EN_MASK 0x1 | |
1130 | #define PMIC_STATUS_VGP5_EN_SHIFT 5 | |
1131 | #define PMIC_STATUS_VGP6_EN_MASK 0x1 | |
1132 | #define PMIC_STATUS_VGP6_EN_SHIFT 4 | |
1133 | #define PMIC_STATUS_VIBR_EN_MASK 0x1 | |
1134 | #define PMIC_STATUS_VIBR_EN_SHIFT 3 | |
1135 | #define PMIC_STATUS_VIO28_EN_MASK 0x1 | |
1136 | #define PMIC_STATUS_VIO28_EN_SHIFT 2 | |
1137 | #define PMIC_STATUS_VMC_EN_MASK 0x1 | |
1138 | #define PMIC_STATUS_VMC_EN_SHIFT 1 | |
1139 | #define PMIC_STATUS_VMCH_EN_MASK 0x1 | |
1140 | #define PMIC_STATUS_VMCH_EN_SHIFT 0 | |
1141 | #define PMIC_VSRMCA15_PG_DEB_MASK 0x1 | |
1142 | #define PMIC_VSRMCA15_PG_DEB_SHIFT 12 | |
1143 | #define PMIC_VPCA15_PG_DEB_MASK 0x1 | |
1144 | #define PMIC_VPCA15_PG_DEB_SHIFT 11 | |
1145 | #define PMIC_VMCH_PG_DEB_MASK 0x1 | |
1146 | #define PMIC_VMCH_PG_DEB_SHIFT 10 | |
1147 | #define PMIC_VMC_PG_DEB_MASK 0x1 | |
1148 | #define PMIC_VMC_PG_DEB_SHIFT 9 | |
1149 | #define PMIC_VEMC_PG_DEB_MASK 0x1 | |
1150 | #define PMIC_VEMC_PG_DEB_SHIFT 8 | |
1151 | #define PMIC_VTCXO_PG_DEB_MASK 0x1 | |
1152 | #define PMIC_VTCXO_PG_DEB_SHIFT 7 | |
1153 | #define PMIC_VIO28_PG_DEB_MASK 0x1 | |
1154 | #define PMIC_VIO28_PG_DEB_SHIFT 6 | |
1155 | #define PMIC_VA28_PG_DEB_MASK 0x1 | |
1156 | #define PMIC_VA28_PG_DEB_SHIFT 5 | |
1157 | #define PMIC_VIO18_PG_DEB_MASK 0x1 | |
1158 | #define PMIC_VIO18_PG_DEB_SHIFT 4 | |
1159 | #define PMIC_VDRM_PG_DEB_MASK 0x1 | |
1160 | #define PMIC_VDRM_PG_DEB_SHIFT 3 | |
1161 | #define PMIC_VCORE_PG_DEB_MASK 0x1 | |
1162 | #define PMIC_VCORE_PG_DEB_SHIFT 2 | |
1163 | #define PMIC_VSRMCA7_PG_DEB_MASK 0x1 | |
1164 | #define PMIC_VSRMCA7_PG_DEB_SHIFT 1 | |
1165 | #define PMIC_VPCA7_PG_DEB_MASK 0x1 | |
1166 | #define PMIC_VPCA7_PG_DEB_SHIFT 0 | |
1167 | #define PMIC_RTC_XTAL_DET_RSV_MASK 0xF | |
1168 | #define PMIC_RTC_XTAL_DET_RSV_SHIFT 8 | |
1169 | #define PMIC_RTC_XTAL_DET_DONE_MASK 0x1 | |
1170 | #define PMIC_RTC_XTAL_DET_DONE_SHIFT 7 | |
1171 | #define PMIC_RO_BATON_UNDET_MASK 0x1 | |
1172 | #define PMIC_RO_BATON_UNDET_SHIFT 6 | |
1173 | #define PMIC_PCHR_CHRDET_MASK 0x1 | |
1174 | #define PMIC_PCHR_CHRDET_SHIFT 5 | |
1175 | #define PMIC_VBAT_OV_MASK 0x1 | |
1176 | #define PMIC_VBAT_OV_SHIFT 4 | |
1177 | #define PMIC_PWRKEY_DEB_MASK 0x1 | |
1178 | #define PMIC_PWRKEY_DEB_SHIFT 3 | |
1179 | #define PMIC_USBDL_MASK 0x1 | |
1180 | #define PMIC_USBDL_SHIFT 2 | |
1181 | #define PMIC_PWRKEY_RST_B_INT_MASK 0x1 | |
1182 | #define PMIC_PWRKEY_RST_B_INT_SHIFT 1 | |
1183 | #define PMIC_PMU_TEST_MODE_SCAN_MASK 0x1 | |
1184 | #define PMIC_PMU_TEST_MODE_SCAN_SHIFT 0 | |
1185 | #define PMIC_OC_STATUS_VTCXO_MASK 0x1 | |
1186 | #define PMIC_OC_STATUS_VTCXO_SHIFT 9 | |
1187 | #define PMIC_OC_STATUS_VUSB_MASK 0x1 | |
1188 | #define PMIC_OC_STATUS_VUSB_SHIFT 8 | |
1189 | #define PMIC_OC_STATUS_VDRM_MASK 0x1 | |
1190 | #define PMIC_OC_STATUS_VDRM_SHIFT 7 | |
1191 | #define PMIC_OC_STATUS_VSRMCA7_MASK 0x1 | |
1192 | #define PMIC_OC_STATUS_VSRMCA7_SHIFT 6 | |
1193 | #define PMIC_OC_STATUS_VPCA7_MASK 0x1 | |
1194 | #define PMIC_OC_STATUS_VPCA7_SHIFT 5 | |
1195 | #define PMIC_OC_STATUS_VIO18_MASK 0x1 | |
1196 | #define PMIC_OC_STATUS_VIO18_SHIFT 4 | |
1197 | #define PMIC_OC_STATUS_VGPU_MASK 0x1 | |
1198 | #define PMIC_OC_STATUS_VGPU_SHIFT 3 | |
1199 | #define PMIC_OC_STATUS_VCORE_MASK 0x1 | |
1200 | #define PMIC_OC_STATUS_VCORE_SHIFT 2 | |
1201 | #define PMIC_OC_STATUS_VSRMCA15_MASK 0x1 | |
1202 | #define PMIC_OC_STATUS_VSRMCA15_SHIFT 1 | |
1203 | #define PMIC_OC_STATUS_VCA15_MASK 0x1 | |
1204 | #define PMIC_OC_STATUS_VCA15_SHIFT 0 | |
1205 | #define PMIC_OC_STATUS_VA28_MASK 0x1 | |
1206 | #define PMIC_OC_STATUS_VA28_SHIFT 13 | |
1207 | #define PMIC_OC_STATUS_VCAMA_MASK 0x1 | |
1208 | #define PMIC_OC_STATUS_VCAMA_SHIFT 12 | |
1209 | #define PMIC_OC_STATUS_VEMC_3V3_MASK 0x1 | |
1210 | #define PMIC_OC_STATUS_VEMC_3V3_SHIFT 10 | |
1211 | #define PMIC_OC_STATUS_VCAMD_MASK 0x1 | |
1212 | #define PMIC_OC_STATUS_VCAMD_SHIFT 9 | |
1213 | #define PMIC_OC_STATUS_VCAMIO_MASK 0x1 | |
1214 | #define PMIC_OC_STATUS_VCAMIO_SHIFT 8 | |
1215 | #define PMIC_OC_STATUS_VCAMAF_MASK 0x1 | |
1216 | #define PMIC_OC_STATUS_VCAMAF_SHIFT 7 | |
1217 | #define PMIC_OC_STATUS_VGP4_MASK 0x1 | |
1218 | #define PMIC_OC_STATUS_VGP4_SHIFT 6 | |
1219 | #define PMIC_OC_STATUS_VGP5_MASK 0x1 | |
1220 | #define PMIC_OC_STATUS_VGP5_SHIFT 5 | |
1221 | #define PMIC_OC_STATUS_VGP6_MASK 0x1 | |
1222 | #define PMIC_OC_STATUS_VGP6_SHIFT 4 | |
1223 | #define PMIC_OC_STATUS_VIBR_MASK 0x1 | |
1224 | #define PMIC_OC_STATUS_VIBR_SHIFT 3 | |
1225 | #define PMIC_OC_STATUS_VIO28_MASK 0x1 | |
1226 | #define PMIC_OC_STATUS_VIO28_SHIFT 2 | |
1227 | #define PMIC_OC_STATUS_VMC_MASK 0x1 | |
1228 | #define PMIC_OC_STATUS_VMC_SHIFT 1 | |
1229 | #define PMIC_OC_STATUS_VMCH_MASK 0x1 | |
1230 | #define PMIC_OC_STATUS_VMCH_SHIFT 0 | |
1231 | #define PMIC_HOMEKEY_DEB_MASK 0x1 | |
1232 | #define PMIC_HOMEKEY_DEB_SHIFT 4 | |
1233 | #define PMIC_SPK_OC_DET_D_R_MASK 0x1 | |
1234 | #define PMIC_SPK_OC_DET_D_R_SHIFT 3 | |
1235 | #define PMIC_SPK_OC_DET_D_L_MASK 0x1 | |
1236 | #define PMIC_SPK_OC_DET_D_L_SHIFT 2 | |
1237 | #define PMIC_SPK_OC_DET_AB_R_MASK 0x1 | |
1238 | #define PMIC_SPK_OC_DET_AB_R_SHIFT 1 | |
1239 | #define PMIC_SPK_OC_DET_AB_L_MASK 0x1 | |
1240 | #define PMIC_SPK_OC_DET_AB_L_SHIFT 0 | |
1241 | #define PMIC_RG_TOP_RSV_MASK 0xFFF | |
1242 | #define PMIC_RG_TOP_RSV_SHIFT 4 | |
1243 | #define PMIC_RG_HDMI_PAD_IE_MASK 0x1 | |
1244 | #define PMIC_RG_HDMI_PAD_IE_SHIFT 0 | |
1245 | #define PMIC_TEST_OUT_L_MASK 0xFFFF | |
1246 | #define PMIC_TEST_OUT_L_SHIFT 0 | |
1247 | #define PMIC_TEST_OUT_H_MASK 0xFFFF | |
1248 | #define PMIC_TEST_OUT_H_SHIFT 0 | |
1249 | #define PMIC_RG_HDMI_TDSEL_MASK 0x1 | |
1250 | #define PMIC_RG_HDMI_TDSEL_SHIFT 7 | |
1251 | #define PMIC_RG_PMU_TDSEL_MASK 0x1 | |
1252 | #define PMIC_RG_PMU_TDSEL_SHIFT 6 | |
1253 | #define PMIC_RG_SPI_TDSEL_MASK 0x1 | |
1254 | #define PMIC_RG_SPI_TDSEL_SHIFT 5 | |
1255 | #define PMIC_RG_I2S_TDSEL_MASK 0x1 | |
1256 | #define PMIC_RG_I2S_TDSEL_SHIFT 4 | |
1257 | #define PMIC_RG_KP_TDSEL_MASK 0x1 | |
1258 | #define PMIC_RG_KP_TDSEL_SHIFT 3 | |
1259 | #define PMIC_RG_PWM_TDSEL_MASK 0x1 | |
1260 | #define PMIC_RG_PWM_TDSEL_SHIFT 2 | |
1261 | #define PMIC_RG_I2C_TDSEL_MASK 0x1 | |
1262 | #define PMIC_RG_I2C_TDSEL_SHIFT 1 | |
1263 | #define PMIC_RG_SIMAP_TDSEL_MASK 0x1 | |
1264 | #define PMIC_RG_SIMAP_TDSEL_SHIFT 0 | |
1265 | #define PMIC_RG_HDMI_RDSEL_MASK 0x1 | |
1266 | #define PMIC_RG_HDMI_RDSEL_SHIFT 7 | |
1267 | #define PMIC_RG_PMU_RDSEL_MASK 0x1 | |
1268 | #define PMIC_RG_PMU_RDSEL_SHIFT 6 | |
1269 | #define PMIC_RG_SPI_RDSEL_MASK 0x1 | |
1270 | #define PMIC_RG_SPI_RDSEL_SHIFT 5 | |
1271 | #define PMIC_RG_I2S_RDSEL_MASK 0x1 | |
1272 | #define PMIC_RG_I2S_RDSEL_SHIFT 4 | |
1273 | #define PMIC_RG_KP_RDSEL_MASK 0x1 | |
1274 | #define PMIC_RG_KP_RDSEL_SHIFT 3 | |
1275 | #define PMIC_RG_PWM_RDSEL_MASK 0x1 | |
1276 | #define PMIC_RG_PWM_RDSEL_SHIFT 2 | |
1277 | #define PMIC_RG_I2C_RDSEL_MASK 0x1 | |
1278 | #define PMIC_RG_I2C_RDSEL_SHIFT 1 | |
1279 | #define PMIC_RG_SIMAP_RDSEL_MASK 0x1 | |
1280 | #define PMIC_RG_SIMAP_RDSEL_SHIFT 0 | |
1281 | #define PMIC_RG_SMT15_MASK 0x1 | |
1282 | #define PMIC_RG_SMT15_SHIFT 15 | |
1283 | #define PMIC_RG_SMT14_MASK 0x1 | |
1284 | #define PMIC_RG_SMT14_SHIFT 14 | |
1285 | #define PMIC_RG_SMT13_MASK 0x1 | |
1286 | #define PMIC_RG_SMT13_SHIFT 13 | |
1287 | #define PMIC_RG_SMT12_MASK 0x1 | |
1288 | #define PMIC_RG_SMT12_SHIFT 12 | |
1289 | #define PMIC_RG_SMT11_MASK 0x1 | |
1290 | #define PMIC_RG_SMT11_SHIFT 11 | |
1291 | #define PMIC_RG_SMT10_MASK 0x1 | |
1292 | #define PMIC_RG_SMT10_SHIFT 10 | |
1293 | #define PMIC_RG_SMT9_MASK 0x1 | |
1294 | #define PMIC_RG_SMT9_SHIFT 9 | |
1295 | #define PMIC_RG_SMT8_MASK 0x1 | |
1296 | #define PMIC_RG_SMT8_SHIFT 8 | |
1297 | #define PMIC_RG_SMT7_MASK 0x1 | |
1298 | #define PMIC_RG_SMT7_SHIFT 7 | |
1299 | #define PMIC_RG_SMT6_MASK 0x1 | |
1300 | #define PMIC_RG_SMT6_SHIFT 6 | |
1301 | #define PMIC_RG_SMT5_MASK 0x1 | |
1302 | #define PMIC_RG_SMT5_SHIFT 5 | |
1303 | #define PMIC_RG_SMT4_MASK 0x1 | |
1304 | #define PMIC_RG_SMT4_SHIFT 4 | |
1305 | #define PMIC_RG_SMT3_MASK 0x1 | |
1306 | #define PMIC_RG_SMT3_SHIFT 3 | |
1307 | #define PMIC_RG_SMT2_MASK 0x1 | |
1308 | #define PMIC_RG_SMT2_SHIFT 2 | |
1309 | #define PMIC_RG_SMT1_MASK 0x1 | |
1310 | #define PMIC_RG_SMT1_SHIFT 1 | |
1311 | #define PMIC_RG_SMT0_MASK 0x1 | |
1312 | #define PMIC_RG_SMT0_SHIFT 0 | |
1313 | #define PMIC_RG_SMT31_MASK 0x1 | |
1314 | #define PMIC_RG_SMT31_SHIFT 15 | |
1315 | #define PMIC_RG_SMT30_MASK 0x1 | |
1316 | #define PMIC_RG_SMT30_SHIFT 14 | |
1317 | #define PMIC_RG_SMT29_MASK 0x1 | |
1318 | #define PMIC_RG_SMT29_SHIFT 13 | |
1319 | #define PMIC_RG_SMT28_MASK 0x1 | |
1320 | #define PMIC_RG_SMT28_SHIFT 12 | |
1321 | #define PMIC_RG_SMT27_MASK 0x1 | |
1322 | #define PMIC_RG_SMT27_SHIFT 11 | |
1323 | #define PMIC_RG_SMT26_MASK 0x1 | |
1324 | #define PMIC_RG_SMT26_SHIFT 10 | |
1325 | #define PMIC_RG_SMT25_MASK 0x1 | |
1326 | #define PMIC_RG_SMT25_SHIFT 9 | |
1327 | #define PMIC_RG_SMT24_MASK 0x1 | |
1328 | #define PMIC_RG_SMT24_SHIFT 8 | |
1329 | #define PMIC_RG_SMT23_MASK 0x1 | |
1330 | #define PMIC_RG_SMT23_SHIFT 7 | |
1331 | #define PMIC_RG_SMT22_MASK 0x1 | |
1332 | #define PMIC_RG_SMT22_SHIFT 6 | |
1333 | #define PMIC_RG_SMT21_MASK 0x1 | |
1334 | #define PMIC_RG_SMT21_SHIFT 5 | |
1335 | #define PMIC_RG_SMT20_MASK 0x1 | |
1336 | #define PMIC_RG_SMT20_SHIFT 4 | |
1337 | #define PMIC_RG_SMT19_MASK 0x1 | |
1338 | #define PMIC_RG_SMT19_SHIFT 3 | |
1339 | #define PMIC_RG_SMT18_MASK 0x1 | |
1340 | #define PMIC_RG_SMT18_SHIFT 2 | |
1341 | #define PMIC_RG_SMT17_MASK 0x1 | |
1342 | #define PMIC_RG_SMT17_SHIFT 1 | |
1343 | #define PMIC_RG_SMT16_MASK 0x1 | |
1344 | #define PMIC_RG_SMT16_SHIFT 0 | |
1345 | #define PMIC_RG_SMT47_MASK 0x1 | |
1346 | #define PMIC_RG_SMT47_SHIFT 15 | |
1347 | #define PMIC_RG_SMT46_MASK 0x1 | |
1348 | #define PMIC_RG_SMT46_SHIFT 14 | |
1349 | #define PMIC_RG_SMT45_MASK 0x1 | |
1350 | #define PMIC_RG_SMT45_SHIFT 13 | |
1351 | #define PMIC_RG_SMT44_MASK 0x1 | |
1352 | #define PMIC_RG_SMT44_SHIFT 12 | |
1353 | #define PMIC_RG_SMT43_MASK 0x1 | |
1354 | #define PMIC_RG_SMT43_SHIFT 11 | |
1355 | #define PMIC_RG_SMT42_MASK 0x1 | |
1356 | #define PMIC_RG_SMT42_SHIFT 10 | |
1357 | #define PMIC_RG_SMT41_MASK 0x1 | |
1358 | #define PMIC_RG_SMT41_SHIFT 9 | |
1359 | #define PMIC_RG_SMT40_MASK 0x1 | |
1360 | #define PMIC_RG_SMT40_SHIFT 8 | |
1361 | #define PMIC_RG_SMT39_MASK 0x1 | |
1362 | #define PMIC_RG_SMT39_SHIFT 7 | |
1363 | #define PMIC_RG_SMT38_MASK 0x1 | |
1364 | #define PMIC_RG_SMT38_SHIFT 6 | |
1365 | #define PMIC_RG_SMT37_MASK 0x1 | |
1366 | #define PMIC_RG_SMT37_SHIFT 5 | |
1367 | #define PMIC_RG_SMT36_MASK 0x1 | |
1368 | #define PMIC_RG_SMT36_SHIFT 4 | |
1369 | #define PMIC_RG_SMT35_MASK 0x1 | |
1370 | #define PMIC_RG_SMT35_SHIFT 3 | |
1371 | #define PMIC_RG_SMT34_MASK 0x1 | |
1372 | #define PMIC_RG_SMT34_SHIFT 2 | |
1373 | #define PMIC_RG_SMT33_MASK 0x1 | |
1374 | #define PMIC_RG_SMT33_SHIFT 1 | |
1375 | #define PMIC_RG_SMT32_MASK 0x1 | |
1376 | #define PMIC_RG_SMT32_SHIFT 0 | |
1377 | #define PMIC_RG_HOMEKEY_PDEN_MASK 0x1 | |
1378 | #define PMIC_RG_HOMEKEY_PDEN_SHIFT 9 | |
1379 | #define PMIC_RG_HOMEKEY_PUEN_MASK 0x1 | |
1380 | #define PMIC_RG_HOMEKEY_PUEN_SHIFT 8 | |
1381 | #define PMIC_RG_SMT50_MASK 0x1 | |
1382 | #define PMIC_RG_SMT50_SHIFT 2 | |
1383 | #define PMIC_RG_SMT49_MASK 0x1 | |
1384 | #define PMIC_RG_SMT49_SHIFT 1 | |
1385 | #define PMIC_RG_SMT48_MASK 0x1 | |
1386 | #define PMIC_RG_SMT48_SHIFT 0 | |
1387 | #define PMIC_RG_OCTL_SRCLKEN_PERI_MASK 0xF | |
1388 | #define PMIC_RG_OCTL_SRCLKEN_PERI_SHIFT 12 | |
1389 | #define PMIC_RG_OCTL_SRCVOLTEN_MASK 0xF | |
1390 | #define PMIC_RG_OCTL_SRCVOLTEN_SHIFT 8 | |
1391 | #define PMIC_RG_OCTL_INT_MASK 0xF | |
1392 | #define PMIC_RG_OCTL_INT_SHIFT 4 | |
1393 | #define PMIC_RG_OCTL_HOMEKEY_MASK 0xF | |
1394 | #define PMIC_RG_OCTL_HOMEKEY_SHIFT 0 | |
1395 | #define PMIC_RG_OCTL_SPI_CLK_MASK 0xF | |
1396 | #define PMIC_RG_OCTL_SPI_CLK_SHIFT 12 | |
1397 | #define PMIC_RG_OCTL_WRAP_EVENT_MASK 0xF | |
1398 | #define PMIC_RG_OCTL_WRAP_EVENT_SHIFT 8 | |
1399 | #define PMIC_RG_OCTL_RTC_32K1V8_MASK 0xF | |
1400 | #define PMIC_RG_OCTL_RTC_32K1V8_SHIFT 4 | |
1401 | #define PMIC_RG_OCTL_SPI_MISO_MASK 0xF | |
1402 | #define PMIC_RG_OCTL_SPI_MISO_SHIFT 8 | |
1403 | #define PMIC_RG_OCTL_SPI_MOSI_MASK 0xF | |
1404 | #define PMIC_RG_OCTL_SPI_MOSI_SHIFT 4 | |
1405 | #define PMIC_RG_OCTL_SPI_CSN_MASK 0xF | |
1406 | #define PMIC_RG_OCTL_SPI_CSN_SHIFT 0 | |
1407 | #define PMIC_RG_OCTL_AUD_MOSI_MASK 0xF | |
1408 | #define PMIC_RG_OCTL_AUD_MOSI_SHIFT 8 | |
1409 | #define PMIC_RG_OCTL_AUD_MISO_MASK 0xF | |
1410 | #define PMIC_RG_OCTL_AUD_MISO_SHIFT 4 | |
1411 | #define PMIC_RG_OCTL_AUD_ClK_MASK 0xF | |
1412 | #define PMIC_RG_OCTL_AUD_ClK_SHIFT 0 | |
1413 | #define PMIC_RG_OCTL_COL2_MASK 0xF | |
1414 | #define PMIC_RG_OCTL_COL2_SHIFT 12 | |
1415 | #define PMIC_RG_OCTL_COL1_MASK 0xF | |
1416 | #define PMIC_RG_OCTL_COL1_SHIFT 8 | |
1417 | #define PMIC_RG_OCTL_COL0_MASK 0xF | |
1418 | #define PMIC_RG_OCTL_COL0_SHIFT 4 | |
1419 | #define PMIC_RG_OCTL_COL6_MASK 0xF | |
1420 | #define PMIC_RG_OCTL_COL6_SHIFT 12 | |
1421 | #define PMIC_RG_OCTL_COL5_MASK 0xF | |
1422 | #define PMIC_RG_OCTL_COL5_SHIFT 8 | |
1423 | #define PMIC_RG_OCTL_COL4_MASK 0xF | |
1424 | #define PMIC_RG_OCTL_COL4_SHIFT 4 | |
1425 | #define PMIC_RG_OCTL_COL3_MASK 0xF | |
1426 | #define PMIC_RG_OCTL_COL3_SHIFT 0 | |
1427 | #define PMIC_RG_OCTL_ROW2_MASK 0xF | |
1428 | #define PMIC_RG_OCTL_ROW2_SHIFT 12 | |
1429 | #define PMIC_RG_OCTL_ROW1_MASK 0xF | |
1430 | #define PMIC_RG_OCTL_ROW1_SHIFT 8 | |
1431 | #define PMIC_RG_OCTL_ROW0_MASK 0xF | |
1432 | #define PMIC_RG_OCTL_ROW0_SHIFT 4 | |
1433 | #define PMIC_RG_OCTL_COL7_MASK 0xF | |
1434 | #define PMIC_RG_OCTL_COL7_SHIFT 0 | |
1435 | #define PMIC_RG_OCTL_ROW6_MASK 0xF | |
1436 | #define PMIC_RG_OCTL_ROW6_SHIFT 12 | |
1437 | #define PMIC_RG_OCTL_ROW5_MASK 0xF | |
1438 | #define PMIC_RG_OCTL_ROW5_SHIFT 8 | |
1439 | #define PMIC_RG_OCTL_ROW4_MASK 0xF | |
1440 | #define PMIC_RG_OCTL_ROW4_SHIFT 4 | |
1441 | #define PMIC_RG_OCTL_ROW3_MASK 0xF | |
1442 | #define PMIC_RG_OCTL_ROW3_SHIFT 0 | |
1443 | #define PMIC_RG_OCTL_PWM_MASK 0xF | |
1444 | #define PMIC_RG_OCTL_PWM_SHIFT 12 | |
1445 | #define PMIC_RG_OCTL_VMSEL2_MASK 0xF | |
1446 | #define PMIC_RG_OCTL_VMSEL2_SHIFT 8 | |
1447 | #define PMIC_RG_OCTL_VMSEL1_MASK 0xF | |
1448 | #define PMIC_RG_OCTL_VMSEL1_SHIFT 4 | |
1449 | #define PMIC_RG_OCTL_ROW7_MASK 0xF | |
1450 | #define PMIC_RG_OCTL_ROW7_SHIFT 0 | |
1451 | #define PMIC_RG_OCTL_SDA1_MASK 0xF | |
1452 | #define PMIC_RG_OCTL_SDA1_SHIFT 12 | |
1453 | #define PMIC_RG_OCTL_SCL1_MASK 0xF | |
1454 | #define PMIC_RG_OCTL_SCL1_SHIFT 8 | |
1455 | #define PMIC_RG_OCTL_SDA0_MASK 0xF | |
1456 | #define PMIC_RG_OCTL_SDA0_SHIFT 4 | |
1457 | #define PMIC_RG_OCTL_SCL0_MASK 0xF | |
1458 | #define PMIC_RG_OCTL_SCL0_SHIFT 0 | |
1459 | #define PMIC_RG_OCTL_SDA2_MASK 0xF | |
1460 | #define PMIC_RG_OCTL_SDA2_SHIFT 4 | |
1461 | #define PMIC_RG_OCTL_SCL2_MASK 0xF | |
1462 | #define PMIC_RG_OCTL_SCL2_SHIFT 0 | |
1463 | #define PMIC_RG_OCTL_CEC_MASK 0xF | |
1464 | #define PMIC_RG_OCTL_CEC_SHIFT 12 | |
1465 | #define PMIC_RG_OCTL_HTPLG_MASK 0xF | |
1466 | #define PMIC_RG_OCTL_HTPLG_SHIFT 8 | |
1467 | #define PMIC_RG_OCTL_HDMISD_MASK 0xF | |
1468 | #define PMIC_RG_OCTL_HDMISD_SHIFT 4 | |
1469 | #define PMIC_RG_OCTL_HDMISCK_MASK 0xF | |
1470 | #define PMIC_RG_OCTL_HDMISCK_SHIFT 0 | |
1471 | #define PMIC_RG_OCTL_SIMLS2_SRST_MASK 0xF | |
1472 | #define PMIC_RG_OCTL_SIMLS2_SRST_SHIFT 4 | |
1473 | #define PMIC_RG_OCTL_SIMLS2_SCLK_MASK 0xF | |
1474 | #define PMIC_RG_OCTL_SIMLS2_SCLK_SHIFT 0 | |
1475 | #define PMIC_RG_INT_EN_OV_MASK 0x1 | |
1476 | #define PMIC_RG_INT_EN_OV_SHIFT 15 | |
1477 | #define PMIC_RG_INT_EN_CHRDET_MASK 0x1 | |
1478 | #define PMIC_RG_INT_EN_CHRDET_SHIFT 14 | |
1479 | #define PMIC_RG_INT_EN_BVALID_DET_MASK 0x1 | |
1480 | #define PMIC_RG_INT_EN_BVALID_DET_SHIFT 13 | |
1481 | #define PMIC_RG_INT_EN_VBATON_UNDET_MASK 0x1 | |
1482 | #define PMIC_RG_INT_EN_VBATON_UNDET_SHIFT 12 | |
1483 | #define PMIC_RG_INT_EN_THR_H_MASK 0x1 | |
1484 | #define PMIC_RG_INT_EN_THR_H_SHIFT 11 | |
1485 | #define PMIC_RG_INT_EN_THR_L_MASK 0x1 | |
1486 | #define PMIC_RG_INT_EN_THR_L_SHIFT 10 | |
1487 | #define PMIC_RG_INT_EN_PWRKEY_MASK 0x1 | |
1488 | #define PMIC_RG_INT_EN_PWRKEY_SHIFT 9 | |
1489 | #define PMIC_RG_INT_EN_WATCHDOG_MASK 0x1 | |
1490 | #define PMIC_RG_INT_EN_WATCHDOG_SHIFT 8 | |
1491 | #define PMIC_RG_INT_EN_FG_BAT_H_MASK 0x1 | |
1492 | #define PMIC_RG_INT_EN_FG_BAT_H_SHIFT 7 | |
1493 | #define PMIC_RG_INT_EN_FG_BAT_L_MASK 0x1 | |
1494 | #define PMIC_RG_INT_EN_FG_BAT_L_SHIFT 6 | |
1495 | #define PMIC_RG_INT_EN_BAT_H_MASK 0x1 | |
1496 | #define PMIC_RG_INT_EN_BAT_H_SHIFT 5 | |
1497 | #define PMIC_RG_INT_EN_BAT_L_MASK 0x1 | |
1498 | #define PMIC_RG_INT_EN_BAT_L_SHIFT 4 | |
1499 | #define PMIC_RG_INT_EN_SPKR_MASK 0x1 | |
1500 | #define PMIC_RG_INT_EN_SPKR_SHIFT 3 | |
1501 | #define PMIC_RG_INT_EN_SPKL_MASK 0x1 | |
1502 | #define PMIC_RG_INT_EN_SPKL_SHIFT 2 | |
1503 | #define PMIC_RG_INT_EN_SPKR_AB_MASK 0x1 | |
1504 | #define PMIC_RG_INT_EN_SPKR_AB_SHIFT 1 | |
1505 | #define PMIC_RG_INT_EN_SPKL_AB_MASK 0x1 | |
1506 | #define PMIC_RG_INT_EN_SPKL_AB_SHIFT 0 | |
1507 | #define PMIC_RG_INT_EN_VDRM_MASK 0x1 | |
1508 | #define PMIC_RG_INT_EN_VDRM_SHIFT 15 | |
1509 | #define PMIC_RG_INT_EN_VSRMCA7_MASK 0x1 | |
1510 | #define PMIC_RG_INT_EN_VSRMCA7_SHIFT 14 | |
1511 | #define PMIC_RG_INT_EN_VPCA7_MASK 0x1 | |
1512 | #define PMIC_RG_INT_EN_VPCA7_SHIFT 13 | |
1513 | #define PMIC_RG_INT_EN_VIO18_MASK 0x1 | |
1514 | #define PMIC_RG_INT_EN_VIO18_SHIFT 12 | |
1515 | #define PMIC_RG_INT_EN_VGPU_MASK 0x1 | |
1516 | #define PMIC_RG_INT_EN_VGPU_SHIFT 11 | |
1517 | #define PMIC_RG_INT_EN_VCORE_MASK 0x1 | |
1518 | #define PMIC_RG_INT_EN_VCORE_SHIFT 10 | |
1519 | #define PMIC_RG_INT_EN_VSRMCA15_MASK 0x1 | |
1520 | #define PMIC_RG_INT_EN_VSRMCA15_SHIFT 9 | |
1521 | #define PMIC_RG_INT_EN_VCA15_MASK 0x1 | |
1522 | #define PMIC_RG_INT_EN_VCA15_SHIFT 8 | |
1523 | #define PMIC_RG_INT_EN_HDMI_CEC_MASK 0x1 | |
1524 | #define PMIC_RG_INT_EN_HDMI_CEC_SHIFT 7 | |
1525 | #define PMIC_RG_INT_EN_HDMI_SIFM_MASK 0x1 | |
1526 | #define PMIC_RG_INT_EN_HDMI_SIFM_SHIFT 6 | |
1527 | #define PMIC_RG_INT_EN_PWRKEY_RSTB_MASK 0x1 | |
1528 | #define PMIC_RG_INT_EN_PWRKEY_RSTB_SHIFT 5 | |
1529 | #define PMIC_RG_INT_EN_RTC_MASK 0x1 | |
1530 | #define PMIC_RG_INT_EN_RTC_SHIFT 4 | |
1531 | #define PMIC_RG_INT_EN_AUDIO_MASK 0x1 | |
1532 | #define PMIC_RG_INT_EN_AUDIO_SHIFT 3 | |
1533 | #define PMIC_RG_INT_EN_ACCDET_MASK 0x1 | |
1534 | #define PMIC_RG_INT_EN_ACCDET_SHIFT 2 | |
1535 | #define PMIC_RG_INT_EN_HOMEKEY_MASK 0x1 | |
1536 | #define PMIC_RG_INT_EN_HOMEKEY_SHIFT 1 | |
1537 | #define PMIC_RG_INT_EN_LDO_MASK 0x1 | |
1538 | #define PMIC_RG_INT_EN_LDO_SHIFT 0 | |
1539 | #define PMIC_RG_INT_STATUS_OV_MASK 0x1 | |
1540 | #define PMIC_RG_INT_STATUS_OV_SHIFT 15 | |
1541 | #define PMIC_RG_INT_STATUS_CHRDET_MASK 0x1 | |
1542 | #define PMIC_RG_INT_STATUS_CHRDET_SHIFT 14 | |
1543 | #define PMIC_RG_INT_STATUS_BVALID_DET_MASK 0x1 | |
1544 | #define PMIC_RG_INT_STATUS_BVALID_DET_SHIFT 13 | |
1545 | #define PMIC_RG_INT_STATUS_VBATON_UNDET_MASK 0x1 | |
1546 | #define PMIC_RG_INT_STATUS_VBATON_UNDET_SHIFT 12 | |
1547 | #define PMIC_RG_INT_STATUS_THR_H_MASK 0x1 | |
1548 | #define PMIC_RG_INT_STATUS_THR_H_SHIFT 11 | |
1549 | #define PMIC_RG_INT_STATUS_THR_L_MASK 0x1 | |
1550 | #define PMIC_RG_INT_STATUS_THR_L_SHIFT 10 | |
1551 | #define PMIC_RG_INT_STATUS_PWRKEY_MASK 0x1 | |
1552 | #define PMIC_RG_INT_STATUS_PWRKEY_SHIFT 9 | |
1553 | #define PMIC_RG_INT_STATUS_WATCHDOG_MASK 0x1 | |
1554 | #define PMIC_RG_INT_STATUS_WATCHDOG_SHIFT 8 | |
1555 | #define PMIC_RG_INT_STATUS_FG_BAT_H_MASK 0x1 | |
1556 | #define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT 7 | |
1557 | #define PMIC_RG_INT_STATUS_FG_BAT_L_MASK 0x1 | |
1558 | #define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT 6 | |
1559 | #define PMIC_RG_INT_STATUS_BAT_H_MASK 0x1 | |
1560 | #define PMIC_RG_INT_STATUS_BAT_H_SHIFT 5 | |
1561 | #define PMIC_RG_INT_STATUS_BAT_L_MASK 0x1 | |
1562 | #define PMIC_RG_INT_STATUS_BAT_L_SHIFT 4 | |
1563 | #define PMIC_RG_INT_STATUS_SPKR_MASK 0x1 | |
1564 | #define PMIC_RG_INT_STATUS_SPKR_SHIFT 3 | |
1565 | #define PMIC_RG_INT_STATUS_SPKL_MASK 0x1 | |
1566 | #define PMIC_RG_INT_STATUS_SPKL_SHIFT 2 | |
1567 | #define PMIC_RG_INT_STATUS_SPKR_AB_MASK 0x1 | |
1568 | #define PMIC_RG_INT_STATUS_SPKR_AB_SHIFT 1 | |
1569 | #define PMIC_RG_INT_STATUS_SPKL_AB_MASK 0x1 | |
1570 | #define PMIC_RG_INT_STATUS_SPKL_AB_SHIFT 0 | |
1571 | #define PMIC_RG_INT_STATUS_VDRM_MASK 0x1 | |
1572 | #define PMIC_RG_INT_STATUS_VDRM_SHIFT 15 | |
1573 | #define PMIC_RG_INT_STATUS_VSRMCA7_MASK 0x1 | |
1574 | #define PMIC_RG_INT_STATUS_VSRMCA7_SHIFT 14 | |
1575 | #define PMIC_RG_INT_STATUS_VPCA7_MASK 0x1 | |
1576 | #define PMIC_RG_INT_STATUS_VPCA7_SHIFT 13 | |
1577 | #define PMIC_RG_INT_STATUS_VIO18_MASK 0x1 | |
1578 | #define PMIC_RG_INT_STATUS_VIO18_SHIFT 12 | |
1579 | #define PMIC_RG_INT_STATUS_VGPU_MASK 0x1 | |
1580 | #define PMIC_RG_INT_STATUS_VGPU_SHIFT 11 | |
1581 | #define PMIC_RG_INT_STATUS_VCORE_MASK 0x1 | |
1582 | #define PMIC_RG_INT_STATUS_VCORE_SHIFT 10 | |
1583 | #define PMIC_RG_INT_STATUS_VSRMCA15_MASK 0x1 | |
1584 | #define PMIC_RG_INT_STATUS_VSRMCA15_SHIFT 9 | |
1585 | #define PMIC_RG_INT_STATUS_VCA15_MASK 0x1 | |
1586 | #define PMIC_RG_INT_STATUS_VCA15_SHIFT 8 | |
1587 | #define PMIC_RG_INT_STATUS_HDMI_CEC_MASK 0x1 | |
1588 | #define PMIC_RG_INT_STATUS_HDMI_CEC_SHIFT 7 | |
1589 | #define PMIC_RG_INT_STATUS_HDMI_SIFM_MASK 0x1 | |
1590 | #define PMIC_RG_INT_STATUS_HDMI_SIFM_SHIFT 6 | |
1591 | #define PMIC_RG_INT_STATUS_PWRKEY_RSTB_MASK 0x1 | |
1592 | #define PMIC_RG_INT_STATUS_PWRKEY_RSTB_SHIFT 5 | |
1593 | #define PMIC_RG_INT_STATUS_RTC_MASK 0x1 | |
1594 | #define PMIC_RG_INT_STATUS_RTC_SHIFT 4 | |
1595 | #define PMIC_RG_INT_STATUS_AUDIO_MASK 0x1 | |
1596 | #define PMIC_RG_INT_STATUS_AUDIO_SHIFT 3 | |
1597 | #define PMIC_RG_INT_STATUS_ACCDET_MASK 0x1 | |
1598 | #define PMIC_RG_INT_STATUS_ACCDET_SHIFT 2 | |
1599 | #define PMIC_RG_INT_STATUS_HOMEKEY_MASK 0x1 | |
1600 | #define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT 1 | |
1601 | #define PMIC_RG_INT_STATUS_LDO_MASK 0x1 | |
1602 | #define PMIC_RG_INT_STATUS_LDO_SHIFT 0 | |
1603 | #define PMIC_FQMTR_EN_MASK 0x1 | |
1604 | #define PMIC_FQMTR_EN_SHIFT 15 | |
1605 | #define PMIC_FQMTR_RST_MASK 0x1 | |
1606 | #define PMIC_FQMTR_RST_SHIFT 14 | |
1607 | #define PMIC_FQMTR_BUSY_MASK 0x1 | |
1608 | #define PMIC_FQMTR_BUSY_SHIFT 3 | |
1609 | #define PMIC_FQMTR_TCKSEL_MASK 0x7 | |
1610 | #define PMIC_FQMTR_TCKSEL_SHIFT 0 | |
1611 | #define PMIC_FQMTR_WINSET_MASK 0xFFFF | |
1612 | #define PMIC_FQMTR_WINSET_SHIFT 0 | |
1613 | #define PMIC_FQMTR_DATA_MASK 0xFFFF | |
1614 | #define PMIC_FQMTR_DATA_SHIFT 0 | |
1615 | #define PMIC_RG_EFUSE_ADDR_MASK 0x3F | |
1616 | #define PMIC_RG_EFUSE_ADDR_SHIFT 0 | |
1617 | #define PMIC_RG_EFUSE_PROG_MASK 0x1F | |
1618 | #define PMIC_RG_EFUSE_PROG_SHIFT 0 | |
1619 | #define PMIC_RG_EFUSE_EN_MASK 0x1 | |
1620 | #define PMIC_RG_EFUSE_EN_SHIFT 0 | |
1621 | #define PMIC_RG_EFUSE_PKEY_MASK 0xFFFF | |
1622 | #define PMIC_RG_EFUSE_PKEY_SHIFT 0 | |
1623 | #define PMIC_RG_EFUSE_RD_TRIG_MASK 0x1 | |
1624 | #define PMIC_RG_EFUSE_RD_TRIG_SHIFT 0 | |
1625 | #define PMIC_RG_RD_RDY_BYPASS_MASK 0x1 | |
1626 | #define PMIC_RG_RD_RDY_BYPASS_SHIFT 4 | |
1627 | #define PMIC_RG_SKIP_EFUSE_OUT_MASK 0x1 | |
1628 | #define PMIC_RG_SKIP_EFUSE_OUT_SHIFT 2 | |
1629 | #define PMIC_RG_EFUSE_PROG_SRC_MASK 0x1 | |
1630 | #define PMIC_RG_EFUSE_PROG_SRC_SHIFT 0 | |
1631 | #define PMIC_RG_EFUSE_BUSY_MASK 0x1 | |
1632 | #define PMIC_RG_EFUSE_BUSY_SHIFT 2 | |
1633 | #define PMIC_RG_EFUSE_RD_ACK_MASK 0x1 | |
1634 | #define PMIC_RG_EFUSE_RD_ACK_SHIFT 0 | |
1635 | #define PMIC_RG_EFUSE_VAL_0_15_MASK 0xFFFF | |
1636 | #define PMIC_RG_EFUSE_VAL_0_15_SHIFT 0 | |
1637 | #define PMIC_RG_EFUSE_VAL_16_31_MASK 0xFFFF | |
1638 | #define PMIC_RG_EFUSE_VAL_16_31_SHIFT 0 | |
1639 | #define PMIC_RG_EFUSE_VAL_32_47_MASK 0xFFFF | |
1640 | #define PMIC_RG_EFUSE_VAL_32_47_SHIFT 0 | |
1641 | #define PMIC_RG_EFUSE_VAL_48_63_MASK 0xFFFF | |
1642 | #define PMIC_RG_EFUSE_VAL_48_63_SHIFT 0 | |
1643 | #define PMIC_RG_EFUSE_VAL_64_79_MASK 0xFFFF | |
1644 | #define PMIC_RG_EFUSE_VAL_64_79_SHIFT 0 | |
1645 | #define PMIC_RG_EFUSE_VAL_80_95_MASK 0xFFFF | |
1646 | #define PMIC_RG_EFUSE_VAL_80_95_SHIFT 0 | |
1647 | #define PMIC_RG_EFUSE_VAL_96_111_MASK 0xFFFF | |
1648 | #define PMIC_RG_EFUSE_VAL_96_111_SHIFT 0 | |
1649 | #define PMIC_RG_EFUSE_VAL_112_127_MASK 0xFFFF | |
1650 | #define PMIC_RG_EFUSE_VAL_112_127_SHIFT 0 | |
1651 | #define PMIC_RG_EFUSE_VAL_128_143_MASK 0xFFFF | |
1652 | #define PMIC_RG_EFUSE_VAL_128_143_SHIFT 0 | |
1653 | #define PMIC_RG_EFUSE_VAL_144_159_MASK 0xFFFF | |
1654 | #define PMIC_RG_EFUSE_VAL_144_159_SHIFT 0 | |
1655 | #define PMIC_RG_EFUSE_VAL_160_175_MASK 0xFFFF | |
1656 | #define PMIC_RG_EFUSE_VAL_160_175_SHIFT 0 | |
1657 | #define PMIC_RG_EFUSE_VAL_176_191_MASK 0xFFFF | |
1658 | #define PMIC_RG_EFUSE_VAL_176_191_SHIFT 0 | |
1659 | #define PMIC_RG_EFUSE_VAL_192_207_MASK 0xFFFF | |
1660 | #define PMIC_RG_EFUSE_VAL_192_207_SHIFT 0 | |
1661 | #define PMIC_RG_EFUSE_VAL_208_223_MASK 0xFFFF | |
1662 | #define PMIC_RG_EFUSE_VAL_208_223_SHIFT 0 | |
1663 | #define PMIC_RG_EFUSE_VAL_224_239_MASK 0xFFFF | |
1664 | #define PMIC_RG_EFUSE_VAL_224_239_SHIFT 0 | |
1665 | #define PMIC_RG_EFUSE_VAL_240_255_MASK 0xFFFF | |
1666 | #define PMIC_RG_EFUSE_VAL_240_255_SHIFT 0 | |
1667 | #define PMIC_RG_EFUSE_VAL_256_271_MASK 0xFFFF | |
1668 | #define PMIC_RG_EFUSE_VAL_256_271_SHIFT 0 | |
1669 | #define PMIC_RG_EFUSE_VAL_272_287_MASK 0xFFFF | |
1670 | #define PMIC_RG_EFUSE_VAL_272_287_SHIFT 0 | |
1671 | #define PMIC_RG_EFUSE_VAL_288_303_MASK 0xFFFF | |
1672 | #define PMIC_RG_EFUSE_VAL_288_303_SHIFT 0 | |
1673 | #define PMIC_RG_EFUSE_VAL_304_319_MASK 0xFFFF | |
1674 | #define PMIC_RG_EFUSE_VAL_304_319_SHIFT 0 | |
1675 | #define PMIC_RG_EFUSE_DOUT_0_15_MASK 0xFFFF | |
1676 | #define PMIC_RG_EFUSE_DOUT_0_15_SHIFT 0 | |
1677 | #define PMIC_RG_EFUSE_DOUT_16_31_MASK 0xFFFF | |
1678 | #define PMIC_RG_EFUSE_DOUT_16_31_SHIFT 0 | |
1679 | #define PMIC_RG_EFUSE_DOUT_32_47_MASK 0xFFFF | |
1680 | #define PMIC_RG_EFUSE_DOUT_32_47_SHIFT 0 | |
1681 | #define PMIC_RG_EFUSE_DOUT_48_63_MASK 0xFFFF | |
1682 | #define PMIC_RG_EFUSE_DOUT_48_63_SHIFT 0 | |
1683 | #define PMIC_SPI_CON_MASK 0x1 | |
1684 | #define PMIC_SPI_CON_SHIFT 0 | |
1685 | #define PMIC_RG_AUXADC_DIV_CK_PDN_MASK 0x1 | |
1686 | #define PMIC_RG_AUXADC_DIV_CK_PDN_SHIFT 1 | |
1687 | #define PMIC_RG_RTC_75K_DIV4_CK_PDN_MASK 0x1 | |
1688 | #define PMIC_RG_RTC_75K_DIV4_CK_PDN_SHIFT 0 | |
1689 | #define PMIC_RG_WRAP_EVENT_EN_MASK 0x1 | |
1690 | #define PMIC_RG_WRAP_EVENT_EN_SHIFT 4 | |
1691 | #define PMIC_RG_WRAP_EN_SEL_MASK 0x1 | |
1692 | #define PMIC_RG_WRAP_EN_SEL_SHIFT 3 | |
1693 | #define PMIC_RG_DCXO_SEL_MASK 0x1 | |
1694 | #define PMIC_RG_DCXO_SEL_SHIFT 2 | |
1695 | #define PMIC_RG_EINT_CK_SEL_MASK 0x1 | |
1696 | #define PMIC_RG_EINT_CK_SEL_SHIFT 1 | |
1697 | #define PMIC_RG_AUD_CK_SEL_MASK 0x1 | |
1698 | #define PMIC_RG_AUD_CK_SEL_SHIFT 0 | |
1699 | #define PMIC_EFUSE_DOUT_64_79_MASK 0xFFFF | |
1700 | #define PMIC_EFUSE_DOUT_64_79_SHIFT 0 | |
1701 | #define PMIC_EFUSE_DOUT_80_95_MASK 0xFFFF | |
1702 | #define PMIC_EFUSE_DOUT_80_95_SHIFT 0 | |
1703 | #define PMIC_EFUSE_DOUT_96_111_MASK 0xFFFF | |
1704 | #define PMIC_EFUSE_DOUT_96_111_SHIFT 0 | |
1705 | #define PMIC_EFUSE_DOUT_112_127_MASK 0xFFFF | |
1706 | #define PMIC_EFUSE_DOUT_112_127_SHIFT 0 | |
1707 | #define PMIC_EFUSE_DOUT_128_143_MASK 0xFFFF | |
1708 | #define PMIC_EFUSE_DOUT_128_143_SHIFT 0 | |
1709 | #define PMIC_EFUSE_DOUT_144_159_MASK 0xFFFF | |
1710 | #define PMIC_EFUSE_DOUT_144_159_SHIFT 0 | |
1711 | #define PMIC_EFUSE_DOUT_160_175_MASK 0xFFFF | |
1712 | #define PMIC_EFUSE_DOUT_160_175_SHIFT 0 | |
1713 | #define PMIC_EFUSE_DOUT_176_191_MASK 0xFFFF | |
1714 | #define PMIC_EFUSE_DOUT_176_191_SHIFT 0 | |
1715 | #define PMIC_EFUSE_DOUT_192_207_MASK 0xFFFF | |
1716 | #define PMIC_EFUSE_DOUT_192_207_SHIFT 0 | |
1717 | #define PMIC_EFUSE_DOUT_208_223_MASK 0xFFFF | |
1718 | #define PMIC_EFUSE_DOUT_208_223_SHIFT 0 | |
1719 | #define PMIC_EFUSE_DOUT_224_239_MASK 0xFFFF | |
1720 | #define PMIC_EFUSE_DOUT_224_239_SHIFT 0 | |
1721 | #define PMIC_EFUSE_DOUT_240_255_MASK 0xFFFF | |
1722 | #define PMIC_EFUSE_DOUT_240_255_SHIFT 0 | |
1723 | #define PMIC_EFUSE_DOUT_256_271_MASK 0xFFFF | |
1724 | #define PMIC_EFUSE_DOUT_256_271_SHIFT 0 | |
1725 | #define PMIC_EFUSE_DOUT_272_287_MASK 0xFFFF | |
1726 | #define PMIC_EFUSE_DOUT_272_287_SHIFT 0 | |
1727 | #define PMIC_EFUSE_DOUT_288_303_MASK 0xFFFF | |
1728 | #define PMIC_EFUSE_DOUT_288_303_SHIFT 0 | |
1729 | #define PMIC_EFUSE_DOUT_304_319_MASK 0xFFFF | |
1730 | #define PMIC_EFUSE_DOUT_304_319_SHIFT 0 | |
1731 | #define PMIC_RG_SMPS_TESTMODE_B_MASK 0x1FF | |
1732 | #define PMIC_RG_SMPS_TESTMODE_B_SHIFT 0 | |
1733 | #define PMIC_QI_VSRMCA7_DIG_MON_MASK 0xF | |
1734 | #define PMIC_QI_VSRMCA7_DIG_MON_SHIFT 12 | |
1735 | #define PMIC_QI_VPCA7_DIG_MON_MASK 0xF | |
1736 | #define PMIC_QI_VPCA7_DIG_MON_SHIFT 8 | |
1737 | #define PMIC_QI_VSRMCA15_DIG_MON_MASK 0xF | |
1738 | #define PMIC_QI_VSRMCA15_DIG_MON_SHIFT 4 | |
1739 | #define PMIC_QI_VCA15_DIG_MON_MASK 0xF | |
1740 | #define PMIC_QI_VCA15_DIG_MON_SHIFT 0 | |
1741 | #define PMIC_QI_VCORE_DIG_MON_MASK 0xF | |
1742 | #define PMIC_QI_VCORE_DIG_MON_SHIFT 8 | |
1743 | #define PMIC_QI_VDRM_DIG_MON_MASK 0xF | |
1744 | #define PMIC_QI_VDRM_DIG_MON_SHIFT 4 | |
1745 | #define PMIC_QI_VGPU_DIG_MON_MASK 0xF | |
1746 | #define PMIC_QI_VGPU_DIG_MON_SHIFT 0 | |
1747 | #define PMIC_BUCK_RSV_MASK 0x1FFF | |
1748 | #define PMIC_BUCK_RSV_SHIFT 0 | |
1749 | #define PMIC_RG_VPCA7_TRIMH_MASK 0x7 | |
1750 | #define PMIC_RG_VPCA7_TRIMH_SHIFT 12 | |
1751 | #define PMIC_RG_VPCA7_TRIML_MASK 0x7 | |
1752 | #define PMIC_RG_VPCA7_TRIML_SHIFT 8 | |
1753 | #define PMIC_RG_VCA15_TRIMH_MASK 0x7 | |
1754 | #define PMIC_RG_VCA15_TRIMH_SHIFT 4 | |
1755 | #define PMIC_RG_VCA15_TRIML_MASK 0x7 | |
1756 | #define PMIC_RG_VCA15_TRIML_SHIFT 0 | |
1757 | #define PMIC_RG_VSRMCA7_TRIMH_MASK 0x7 | |
1758 | #define PMIC_RG_VSRMCA7_TRIMH_SHIFT 12 | |
1759 | #define PMIC_RG_VSRMCA7_TRIML_MASK 0x7 | |
1760 | #define PMIC_RG_VSRMCA7_TRIML_SHIFT 8 | |
1761 | #define PMIC_RG_VSRMCA15_TRIMH_MASK 0x7 | |
1762 | #define PMIC_RG_VSRMCA15_TRIMH_SHIFT 4 | |
1763 | #define PMIC_RG_VSRMCA15_TRIML_MASK 0x7 | |
1764 | #define PMIC_RG_VSRMCA15_TRIML_SHIFT 0 | |
1765 | #define PMIC_RG_VCORE_TRIMH_MASK 0x7 | |
1766 | #define PMIC_RG_VCORE_TRIMH_SHIFT 12 | |
1767 | #define PMIC_RG_VCORE_TRIML_MASK 0x7 | |
1768 | #define PMIC_RG_VCORE_TRIML_SHIFT 8 | |
1769 | #define PMIC_RG_VGPU_TRIMH_MASK 0x7 | |
1770 | #define PMIC_RG_VGPU_TRIMH_SHIFT 4 | |
1771 | #define PMIC_RG_VGPU_TRIML_MASK 0x7 | |
1772 | #define PMIC_RG_VGPU_TRIML_SHIFT 0 | |
1773 | #define PMIC_RG_VDRM_TRIMH_MASK 0x7 | |
1774 | #define PMIC_RG_VDRM_TRIMH_SHIFT 4 | |
1775 | #define PMIC_RG_VDRM_TRIML_MASK 0x7 | |
1776 | #define PMIC_RG_VDRM_TRIML_SHIFT 0 | |
1777 | #define PMIC_QI_VCORE_VSLEEP_MASK 0x3 | |
1778 | #define PMIC_QI_VCORE_VSLEEP_SHIFT 10 | |
1779 | #define PMIC_QI_VGPU_VSLEEP_MASK 0x3 | |
1780 | #define PMIC_QI_VGPU_VSLEEP_SHIFT 8 | |
1781 | #define PMIC_QI_VSRMCA7_VSLEEP_MASK 0x3 | |
1782 | #define PMIC_QI_VSRMCA7_VSLEEP_SHIFT 6 | |
1783 | #define PMIC_QI_VSRMCA15_VSLEEP_MASK 0x3 | |
1784 | #define PMIC_QI_VSRMCA15_VSLEEP_SHIFT 4 | |
1785 | #define PMIC_QI_VPCA7_VSLEEP_MASK 0x3 | |
1786 | #define PMIC_QI_VPCA7_VSLEEP_SHIFT 2 | |
1787 | #define PMIC_QI_VCA15_VSLEEP_MASK 0x3 | |
1788 | #define PMIC_QI_VCA15_VSLEEP_SHIFT 0 | |
1789 | #define PMIC_QI_VDRM_VSLEEP_MASK 0x3 | |
1790 | #define PMIC_QI_VDRM_VSLEEP_SHIFT 0 | |
1791 | #define PMIC_RG_VCA15_ZXOS_TRIM2_MASK 0x3F | |
1792 | #define PMIC_RG_VCA15_ZXOS_TRIM2_SHIFT 8 | |
1793 | #define PMIC_RG_VCA15_ZXOS_TRIM1_MASK 0x3F | |
1794 | #define PMIC_RG_VCA15_ZXOS_TRIM1_SHIFT 0 | |
1795 | #define PMIC_RG_VCA15_CSL2_MASK 0x3 | |
1796 | #define PMIC_RG_VCA15_CSL2_SHIFT 12 | |
1797 | #define PMIC_RG_VCA15_CSL1_MASK 0x3 | |
1798 | #define PMIC_RG_VCA15_CSL1_SHIFT 10 | |
1799 | #define PMIC_RG_VCA15_CSR2_MASK 0x3 | |
1800 | #define PMIC_RG_VCA15_CSR2_SHIFT 8 | |
1801 | #define PMIC_RG_VCA15_CSR1_MASK 0x3 | |
1802 | #define PMIC_RG_VCA15_CSR1_SHIFT 6 | |
1803 | #define PMIC_RG_VCA15_CC_MASK 0x7 | |
1804 | #define PMIC_RG_VCA15_CC_SHIFT 3 | |
1805 | #define PMIC_RG_VCA15_RZSEL_MASK 0x7 | |
1806 | #define PMIC_RG_VCA15_RZSEL_SHIFT 0 | |
1807 | #define PMIC_RG_VCA15_NDIS_EN_MASK 0x1 | |
1808 | #define PMIC_RG_VCA15_NDIS_EN_SHIFT 12 | |
1809 | #define PMIC_RG_VCA15_MODESET_MASK 0x1 | |
1810 | #define PMIC_RG_VCA15_MODESET_SHIFT 11 | |
1811 | #define PMIC_RG_VCA15_ACGB_EN_MASK 0x1 | |
1812 | #define PMIC_RG_VCA15_ACGB_EN_SHIFT 10 | |
1813 | #define PMIC_RG_VCA15_SLP2_MASK 0x3 | |
1814 | #define PMIC_RG_VCA15_SLP2_SHIFT 6 | |
1815 | #define PMIC_RG_VCA15_SLP1_MASK 0x3 | |
1816 | #define PMIC_RG_VCA15_SLP1_SHIFT 4 | |
1817 | #define PMIC_RG_VCA15_ZX_OS2_MASK 0x3 | |
1818 | #define PMIC_RG_VCA15_ZX_OS2_SHIFT 2 | |
1819 | #define PMIC_RG_VCA15_ZX_OS1_MASK 0x3 | |
1820 | #define PMIC_RG_VCA15_ZX_OS1_SHIFT 0 | |
1821 | #define PMIC_RG_VCA15_CSM2_MASK 0x7 | |
1822 | #define PMIC_RG_VCA15_CSM2_SHIFT 4 | |
1823 | #define PMIC_RG_VCA15_CSM1_MASK 0x7 | |
1824 | #define PMIC_RG_VCA15_CSM1_SHIFT 0 | |
1825 | #define PMIC_RG_VCA15_RSV1_MASK 0xFF | |
1826 | #define PMIC_RG_VCA15_RSV1_SHIFT 0 | |
1827 | #define PMIC_VCA15_TRACK_ON_CTRL_MASK 0x1 | |
1828 | #define PMIC_VCA15_TRACK_ON_CTRL_SHIFT 4 | |
1829 | #define PMIC_VCA15_BURST_CTRL_MASK 0x1 | |
1830 | #define PMIC_VCA15_BURST_CTRL_SHIFT 3 | |
1831 | #define PMIC_VCA15_DLC_CTRL_MASK 0x1 | |
1832 | #define PMIC_VCA15_DLC_CTRL_SHIFT 2 | |
1833 | #define PMIC_VCA15_VOSEL_CTRL_MASK 0x1 | |
1834 | #define PMIC_VCA15_VOSEL_CTRL_SHIFT 1 | |
1835 | #define PMIC_VCA15_EN_CTRL_MASK 0x1 | |
1836 | #define PMIC_VCA15_EN_CTRL_SHIFT 0 | |
1837 | #define PMIC_VCA15_BURST_SEL_MASK 0x3 | |
1838 | #define PMIC_VCA15_BURST_SEL_SHIFT 12 | |
1839 | #define PMIC_VCA15_DLC_SEL_MASK 0x3 | |
1840 | #define PMIC_VCA15_DLC_SEL_SHIFT 8 | |
1841 | #define PMIC_VCA15_VOSEL_SEL_MASK 0x3 | |
1842 | #define PMIC_VCA15_VOSEL_SEL_SHIFT 4 | |
1843 | #define PMIC_VCA15_EN_SEL_MASK 0x3 | |
1844 | #define PMIC_VCA15_EN_SEL_SHIFT 0 | |
1845 | #define PMIC_QI_VCA15_OC_STATUS_MASK 0x1 | |
1846 | #define PMIC_QI_VCA15_OC_STATUS_SHIFT 15 | |
1847 | #define PMIC_QI_VCA15_MODE_MASK 0x1 | |
1848 | #define PMIC_QI_VCA15_MODE_SHIFT 14 | |
1849 | #define PMIC_QI_VCA15_EN_MASK 0x1 | |
1850 | #define PMIC_QI_VCA15_EN_SHIFT 13 | |
1851 | #define PMIC_QI_VCA15_STB_MASK 0x1 | |
1852 | #define PMIC_QI_VCA15_STB_SHIFT 12 | |
1853 | #define PMIC_VCA15_STBTD_MASK 0x3 | |
1854 | #define PMIC_VCA15_STBTD_SHIFT 4 | |
1855 | #define PMIC_VCA15_EN_MASK 0x1 | |
1856 | #define PMIC_VCA15_EN_SHIFT 0 | |
1857 | #define PMIC_VCA15_SFCHG_REN_MASK 0x1 | |
1858 | #define PMIC_VCA15_SFCHG_REN_SHIFT 15 | |
1859 | #define PMIC_VCA15_SFCHG_RRATE_MASK 0x7F | |
1860 | #define PMIC_VCA15_SFCHG_RRATE_SHIFT 8 | |
1861 | #define PMIC_VCA15_SFCHG_FEN_MASK 0x1 | |
1862 | #define PMIC_VCA15_SFCHG_FEN_SHIFT 7 | |
1863 | #define PMIC_VCA15_SFCHG_FRATE_MASK 0x7F | |
1864 | #define PMIC_VCA15_SFCHG_FRATE_SHIFT 0 | |
1865 | #define PMIC_VCA15_VOSEL_MASK 0x7F | |
1866 | #define PMIC_VCA15_VOSEL_SHIFT 0 | |
1867 | #define PMIC_VCA15_VOSEL_ON_MASK 0x7F | |
1868 | #define PMIC_VCA15_VOSEL_ON_SHIFT 0 | |
1869 | #define PMIC_VCA15_VOSEL_SLEEP_MASK 0x7F | |
1870 | #define PMIC_VCA15_VOSEL_SLEEP_SHIFT 0 | |
1871 | #define PMIC_NI_VCA15_VOSEL_MASK 0x7F | |
1872 | #define PMIC_NI_VCA15_VOSEL_SHIFT 0 | |
1873 | #define PMIC_QI_VCA15_BURST_MASK 0x3 | |
1874 | #define PMIC_QI_VCA15_BURST_SHIFT 12 | |
1875 | #define PMIC_VCA15_BURST_SLEEP_MASK 0x3 | |
1876 | #define PMIC_VCA15_BURST_SLEEP_SHIFT 8 | |
1877 | #define PMIC_VCA15_BURST_ON_MASK 0x3 | |
1878 | #define PMIC_VCA15_BURST_ON_SHIFT 4 | |
1879 | #define PMIC_VCA15_BURST_MASK 0x3 | |
1880 | #define PMIC_VCA15_BURST_SHIFT 0 | |
1881 | #define PMIC_QI_VCA15_DLC_MASK 0x3 | |
1882 | #define PMIC_QI_VCA15_DLC_SHIFT 12 | |
1883 | #define PMIC_VCA15_DLC_SLEEP_MASK 0x3 | |
1884 | #define PMIC_VCA15_DLC_SLEEP_SHIFT 8 | |
1885 | #define PMIC_VCA15_DLC_ON_MASK 0x3 | |
1886 | #define PMIC_VCA15_DLC_ON_SHIFT 4 | |
1887 | #define PMIC_VCA15_DLC_MASK 0x3 | |
1888 | #define PMIC_VCA15_DLC_SHIFT 0 | |
1889 | #define PMIC_QI_VCA15_DLC_N_MASK 0x3 | |
1890 | #define PMIC_QI_VCA15_DLC_N_SHIFT 12 | |
1891 | #define PMIC_VCA15_DLC_N_SLEEP_MASK 0x3 | |
1892 | #define PMIC_VCA15_DLC_N_SLEEP_SHIFT 8 | |
1893 | #define PMIC_VCA15_DLC_N_ON_MASK 0x3 | |
1894 | #define PMIC_VCA15_DLC_N_ON_SHIFT 4 | |
1895 | #define PMIC_VCA15_DLC_N_MASK 0x3 | |
1896 | #define PMIC_VCA15_DLC_N_SHIFT 0 | |
1897 | #define PMIC_QI_VCA15_BURSTH_MASK 0x3 | |
1898 | #define PMIC_QI_VCA15_BURSTH_SHIFT 12 | |
1899 | #define PMIC_QI_VCA15_BURSTL_MASK 0x3 | |
1900 | #define PMIC_QI_VCA15_BURSTL_SHIFT 12 | |
1901 | #define PMIC_NI_VCA15_VSLEEP_SEL_MASK 0x1 | |
1902 | #define PMIC_NI_VCA15_VSLEEP_SEL_SHIFT 15 | |
1903 | #define PMIC_NI_VCA15_R2R_PDN_MASK 0x1 | |
1904 | #define PMIC_NI_VCA15_R2R_PDN_SHIFT 14 | |
1905 | #define PMIC_VCA15_VSLEEP_SEL_MASK 0x1 | |
1906 | #define PMIC_VCA15_VSLEEP_SEL_SHIFT 11 | |
1907 | #define PMIC_VCA15_R2R_PDN_MASK 0x1 | |
1908 | #define PMIC_VCA15_R2R_PDN_SHIFT 10 | |
1909 | #define PMIC_VCA15_VSLEEP_EN_MASK 0x1 | |
1910 | #define PMIC_VCA15_VSLEEP_EN_SHIFT 8 | |
1911 | #define PMIC_NI_VCA15_VOSEL_TRANS_MASK 0x1 | |
1912 | #define PMIC_NI_VCA15_VOSEL_TRANS_SHIFT 7 | |
1913 | #define PMIC_VCA15_VOSEL_TRANS_ONCE_MASK 0x1 | |
1914 | #define PMIC_VCA15_VOSEL_TRANS_ONCE_SHIFT 6 | |
1915 | #define PMIC_VCA15_VOSEL_TRANS_EN_MASK 0x3 | |
1916 | #define PMIC_VCA15_VOSEL_TRANS_EN_SHIFT 4 | |
1917 | #define PMIC_VCA15_TRANSTD_MASK 0x3 | |
1918 | #define PMIC_VCA15_TRANSTD_SHIFT 0 | |
1919 | #define PMIC_RG_VSRMCA15_ZXOS_TRIM_MASK 0x3F | |
1920 | #define PMIC_RG_VSRMCA15_ZXOS_TRIM_SHIFT 0 | |
1921 | #define PMIC_RG_VSRMCA15_ZX_OS_MASK 0x3 | |
1922 | #define PMIC_RG_VSRMCA15_ZX_OS_SHIFT 14 | |
1923 | #define PMIC_RG_VSRMCA15_CSL_MASK 0x3 | |
1924 | #define PMIC_RG_VSRMCA15_CSL_SHIFT 8 | |
1925 | #define PMIC_RG_VSRMCA15_CSR_MASK 0x3 | |
1926 | #define PMIC_RG_VSRMCA15_CSR_SHIFT 6 | |
1927 | #define PMIC_RG_VSRMCA15_CC_MASK 0x3 | |
1928 | #define PMIC_RG_VSRMCA15_CC_SHIFT 4 | |
1929 | #define PMIC_RG_VSRMCA15_RZSEL_MASK 0x3 | |
1930 | #define PMIC_RG_VSRMCA15_RZSEL_SHIFT 0 | |
1931 | #define PMIC_RG_VSRMCA15_NDIS_EN_MASK 0x1 | |
1932 | #define PMIC_RG_VSRMCA15_NDIS_EN_SHIFT 9 | |
1933 | #define PMIC_RG_VSRMCA15_MODESET_MASK 0x1 | |
1934 | #define PMIC_RG_VSRMCA15_MODESET_SHIFT 8 | |
1935 | #define PMIC_RG_VSRMCA15_CSM_MASK 0x7 | |
1936 | #define PMIC_RG_VSRMCA15_CSM_SHIFT 4 | |
1937 | #define PMIC_RG_VSRMCA15_SMRIP_EN_MASK 0x1 | |
1938 | #define PMIC_RG_VSRMCA15_SMRIP_EN_SHIFT 0 | |
1939 | #define PMIC_QI_VSRMCA15_SLPO_OUT_MASK 0xF | |
1940 | #define PMIC_QI_VSRMCA15_SLPO_OUT_SHIFT 12 | |
1941 | #define PMIC_QI_VSRMCA15_SLP_MASK 0xF | |
1942 | #define PMIC_QI_VSRMCA15_SLP_SHIFT 8 | |
1943 | #define PMIC_VSRMCA15_SAWCAL_TD_MASK 0x3 | |
1944 | #define PMIC_VSRMCA15_SAWCAL_TD_SHIFT 4 | |
1945 | #define PMIC_VSRMCA15_SLP_MASK 0xF | |
1946 | #define PMIC_VSRMCA15_SLP_SHIFT 0 | |
1947 | #define PMIC_RG_VSRMCA15_RSV_MASK 0xFF | |
1948 | #define PMIC_RG_VSRMCA15_RSV_SHIFT 0 | |
1949 | #define PMIC_VSRMCA15_TRACK_SLEEP_CTRL_MASK 0x1 | |
1950 | #define PMIC_VSRMCA15_TRACK_SLEEP_CTRL_SHIFT 5 | |
1951 | #define PMIC_VSRMCA15_TRACK_ON_CTRL_MASK 0x1 | |
1952 | #define PMIC_VSRMCA15_TRACK_ON_CTRL_SHIFT 4 | |
1953 | #define PMIC_VSRMCA15_BURST_CTRL_MASK 0x1 | |
1954 | #define PMIC_VSRMCA15_BURST_CTRL_SHIFT 3 | |
1955 | #define PMIC_VSRMCA15_DLC_CTRL_MASK 0x1 | |
1956 | #define PMIC_VSRMCA15_DLC_CTRL_SHIFT 2 | |
1957 | #define PMIC_VSRMCA15_VOSEL_CTRL_MASK 0x1 | |
1958 | #define PMIC_VSRMCA15_VOSEL_CTRL_SHIFT 1 | |
1959 | #define PMIC_VSRMCA15_EN_CTRL_MASK 0x1 | |
1960 | #define PMIC_VSRMCA15_EN_CTRL_SHIFT 0 | |
1961 | #define PMIC_VSRMCA15_BURST_SEL_MASK 0x3 | |
1962 | #define PMIC_VSRMCA15_BURST_SEL_SHIFT 12 | |
1963 | #define PMIC_VSRMCA15_DLC_SEL_MASK 0x3 | |
1964 | #define PMIC_VSRMCA15_DLC_SEL_SHIFT 8 | |
1965 | #define PMIC_VSRMCA15_VOSEL_SEL_MASK 0x3 | |
1966 | #define PMIC_VSRMCA15_VOSEL_SEL_SHIFT 4 | |
1967 | #define PMIC_VSRMCA15_EN_SEL_MASK 0x3 | |
1968 | #define PMIC_VSRMCA15_EN_SEL_SHIFT 0 | |
1969 | #define PMIC_QI_VSRMCA15_OC_STATUS_MASK 0x1 | |
1970 | #define PMIC_QI_VSRMCA15_OC_STATUS_SHIFT 15 | |
1971 | #define PMIC_QI_VSRMCA15_MODE_MASK 0x1 | |
1972 | #define PMIC_QI_VSRMCA15_MODE_SHIFT 14 | |
1973 | #define PMIC_QI_VSRMCA15_EN_MASK 0x1 | |
1974 | #define PMIC_QI_VSRMCA15_EN_SHIFT 13 | |
1975 | #define PMIC_QI_VSRMCA15_STB_MASK 0x1 | |
1976 | #define PMIC_QI_VSRMCA15_STB_SHIFT 12 | |
1977 | #define PMIC_VSRMCA15_STBTD_MASK 0x3 | |
1978 | #define PMIC_VSRMCA15_STBTD_SHIFT 4 | |
1979 | #define PMIC_VSRMCA15_EN_MASK 0x1 | |
1980 | #define PMIC_VSRMCA15_EN_SHIFT 0 | |
1981 | #define PMIC_VSRMCA15_SFCHG_REN_MASK 0x1 | |
1982 | #define PMIC_VSRMCA15_SFCHG_REN_SHIFT 15 | |
1983 | #define PMIC_VSRMCA15_SFCHG_RRATE_MASK 0x7F | |
1984 | #define PMIC_VSRMCA15_SFCHG_RRATE_SHIFT 8 | |
1985 | #define PMIC_VSRMCA15_SFCHG_FEN_MASK 0x1 | |
1986 | #define PMIC_VSRMCA15_SFCHG_FEN_SHIFT 7 | |
1987 | #define PMIC_VSRMCA15_SFCHG_FRATE_MASK 0x7F | |
1988 | #define PMIC_VSRMCA15_SFCHG_FRATE_SHIFT 0 | |
1989 | #define PMIC_VSRMCA15_VOSEL_MASK 0x7F | |
1990 | #define PMIC_VSRMCA15_VOSEL_SHIFT 0 | |
1991 | #define PMIC_VSRMCA15_VOSEL_ON_MASK 0x7F | |
1992 | #define PMIC_VSRMCA15_VOSEL_ON_SHIFT 0 | |
1993 | #define PMIC_VSRMCA15_VOSEL_SLEEP_MASK 0x7F | |
1994 | #define PMIC_VSRMCA15_VOSEL_SLEEP_SHIFT 0 | |
1995 | #define PMIC_NI_VSRMCA15_VOSEL_MASK 0x7F | |
1996 | #define PMIC_NI_VSRMCA15_VOSEL_SHIFT 0 | |
1997 | #define PMIC_QI_VSRMCA15_BURST_MASK 0x7 | |
1998 | #define PMIC_QI_VSRMCA15_BURST_SHIFT 12 | |
1999 | #define PMIC_VSRMCA15_BURST_SLEEP_MASK 0x7 | |
2000 | #define PMIC_VSRMCA15_BURST_SLEEP_SHIFT 8 | |
2001 | #define PMIC_VSRMCA15_BURST_ON_MASK 0x7 | |
2002 | #define PMIC_VSRMCA15_BURST_ON_SHIFT 4 | |
2003 | #define PMIC_VSRMCA15_BURST_MASK 0x7 | |
2004 | #define PMIC_VSRMCA15_BURST_SHIFT 0 | |
2005 | #define PMIC_QI_VSRMCA15_DLC_MASK 0x3 | |
2006 | #define PMIC_QI_VSRMCA15_DLC_SHIFT 12 | |
2007 | #define PMIC_VSRMCA15_DLC_SLEEP_MASK 0x3 | |
2008 | #define PMIC_VSRMCA15_DLC_SLEEP_SHIFT 8 | |
2009 | #define PMIC_VSRMCA15_DLC_ON_MASK 0x3 | |
2010 | #define PMIC_VSRMCA15_DLC_ON_SHIFT 4 | |
2011 | #define PMIC_VSRMCA15_DLC_MASK 0x3 | |
2012 | #define PMIC_VSRMCA15_DLC_SHIFT 0 | |
2013 | #define PMIC_QI_VSRMCA15_DLC_N_MASK 0x3 | |
2014 | #define PMIC_QI_VSRMCA15_DLC_N_SHIFT 12 | |
2015 | #define PMIC_VSRMCA15_DLC_N_SLEEP_MASK 0x3 | |
2016 | #define PMIC_VSRMCA15_DLC_N_SLEEP_SHIFT 8 | |
2017 | #define PMIC_VSRMCA15_DLC_N_ON_MASK 0x3 | |
2018 | #define PMIC_VSRMCA15_DLC_N_ON_SHIFT 4 | |
2019 | #define PMIC_VSRMCA15_DLC_N_MASK 0x3 | |
2020 | #define PMIC_VSRMCA15_DLC_N_SHIFT 0 | |
2021 | #define PMIC_QI_VSRMCA15_BURSTH_MASK 0x3 | |
2022 | #define PMIC_QI_VSRMCA15_BURSTH_SHIFT 12 | |
2023 | #define PMIC_QI_VSRMCA15_BURSTL_MASK 0x3 | |
2024 | #define PMIC_QI_VSRMCA15_BURSTL_SHIFT 12 | |
2025 | #define PMIC_NI_VSRMCA15_VSLEEP_SEL_MASK 0x1 | |
2026 | #define PMIC_NI_VSRMCA15_VSLEEP_SEL_SHIFT 15 | |
2027 | #define PMIC_NI_VSRMCA15_R2R_PDN_MASK 0x1 | |
2028 | #define PMIC_NI_VSRMCA15_R2R_PDN_SHIFT 14 | |
2029 | #define PMIC_VSRMCA15_VSLEEP_SEL_MASK 0x1 | |
2030 | #define PMIC_VSRMCA15_VSLEEP_SEL_SHIFT 11 | |
2031 | #define PMIC_VSRMCA15_R2R_PDN_MASK 0x1 | |
2032 | #define PMIC_VSRMCA15_R2R_PDN_SHIFT 10 | |
2033 | #define PMIC_VSRMCA15_VSLEEP_EN_MASK 0x1 | |
2034 | #define PMIC_VSRMCA15_VSLEEP_EN_SHIFT 8 | |
2035 | #define PMIC_NI_VSRMCA15_VOSEL_TRANS_MASK 0x1 | |
2036 | #define PMIC_NI_VSRMCA15_VOSEL_TRANS_SHIFT 7 | |
2037 | #define PMIC_VSRMCA15_VOSEL_TRANS_ONCE_MASK 0x1 | |
2038 | #define PMIC_VSRMCA15_VOSEL_TRANS_ONCE_SHIFT 6 | |
2039 | #define PMIC_VSRMCA15_VOSEL_TRANS_EN_MASK 0x3 | |
2040 | #define PMIC_VSRMCA15_VOSEL_TRANS_EN_SHIFT 4 | |
2041 | #define PMIC_VSRMCA15_TRANSTD_MASK 0x3 | |
2042 | #define PMIC_VSRMCA15_TRANSTD_SHIFT 0 | |
2043 | #define PMIC_VSRMCA15_VOSEL_OFFSET_MASK 0x7F | |
2044 | #define PMIC_VSRMCA15_VOSEL_OFFSET_SHIFT 8 | |
2045 | #define PMIC_VSRMCA15_VOSEL_DELTA_MASK 0x7F | |
2046 | #define PMIC_VSRMCA15_VOSEL_DELTA_SHIFT 0 | |
2047 | #define PMIC_VSRMCA15_VOSEL_ON_HB_MASK 0x7F | |
2048 | #define PMIC_VSRMCA15_VOSEL_ON_HB_SHIFT 8 | |
2049 | #define PMIC_VSRMCA15_VOSEL_ON_LB_MASK 0x7F | |
2050 | #define PMIC_VSRMCA15_VOSEL_ON_LB_SHIFT 0 | |
2051 | #define PMIC_VSRMCA15_VOSEL_SLEEP_LB_MASK 0x7F | |
2052 | #define PMIC_VSRMCA15_VOSEL_SLEEP_LB_SHIFT 0 | |
2053 | #define PMIC_RG_VCORE_ZXOS_TRIM_MASK 0x3F | |
2054 | #define PMIC_RG_VCORE_ZXOS_TRIM_SHIFT 0 | |
2055 | #define PMIC_RG_VCORE_ZX_OS_MASK 0x3 | |
2056 | #define PMIC_RG_VCORE_ZX_OS_SHIFT 14 | |
2057 | #define PMIC_RG_VCORE_CSL_MASK 0x3 | |
2058 | #define PMIC_RG_VCORE_CSL_SHIFT 8 | |
2059 | #define PMIC_RG_VCORE_CSR_MASK 0x3 | |
2060 | #define PMIC_RG_VCORE_CSR_SHIFT 6 | |
2061 | #define PMIC_RG_VCORE_CC_MASK 0x3 | |
2062 | #define PMIC_RG_VCORE_CC_SHIFT 4 | |
2063 | #define PMIC_RG_VCORE_RZSEL_MASK 0x3 | |
2064 | #define PMIC_RG_VCORE_RZSEL_SHIFT 0 | |
2065 | #define PMIC_RG_VCORE_NDIS_EN_MASK 0x1 | |
2066 | #define PMIC_RG_VCORE_NDIS_EN_SHIFT 9 | |
2067 | #define PMIC_RG_VCORE_MODESET_MASK 0x1 | |
2068 | #define PMIC_RG_VCORE_MODESET_SHIFT 8 | |
2069 | #define PMIC_RG_VCORE_CSM_MASK 0x7 | |
2070 | #define PMIC_RG_VCORE_CSM_SHIFT 4 | |
2071 | #define PMIC_RG_VCORE_AVP_EN_MASK 0x1 | |
2072 | #define PMIC_RG_VCORE_AVP_EN_SHIFT 3 | |
2073 | #define PMIC_RG_VCORE_AVP_OS_MASK 0x7 | |
2074 | #define PMIC_RG_VCORE_AVP_OS_SHIFT 0 | |
2075 | #define PMIC_RG_VCORE_SLP_MASK 0x3 | |
2076 | #define PMIC_RG_VCORE_SLP_SHIFT 0 | |
2077 | #define PMIC_RG_VCORE_RSV_MASK 0xFF | |
2078 | #define PMIC_RG_VCORE_RSV_SHIFT 0 | |
2079 | #define PMIC_VCORE_BURST_CTRL_MASK 0x1 | |
2080 | #define PMIC_VCORE_BURST_CTRL_SHIFT 3 | |
2081 | #define PMIC_VCORE_DLC_CTRL_MASK 0x1 | |
2082 | #define PMIC_VCORE_DLC_CTRL_SHIFT 2 | |
2083 | #define PMIC_VCORE_VOSEL_CTRL_MASK 0x1 | |
2084 | #define PMIC_VCORE_VOSEL_CTRL_SHIFT 1 | |
2085 | #define PMIC_VCORE_EN_CTRL_MASK 0x1 | |
2086 | #define PMIC_VCORE_EN_CTRL_SHIFT 0 | |
2087 | #define PMIC_VCORE_BURST_SEL_MASK 0x3 | |
2088 | #define PMIC_VCORE_BURST_SEL_SHIFT 12 | |
2089 | #define PMIC_VCORE_DLC_SEL_MASK 0x3 | |
2090 | #define PMIC_VCORE_DLC_SEL_SHIFT 8 | |
2091 | #define PMIC_VCORE_VOSEL_SEL_MASK 0x3 | |
2092 | #define PMIC_VCORE_VOSEL_SEL_SHIFT 4 | |
2093 | #define PMIC_VCORE_EN_SEL_MASK 0x3 | |
2094 | #define PMIC_VCORE_EN_SEL_SHIFT 0 | |
2095 | #define PMIC_QI_VCORE_OC_STATUS_MASK 0x1 | |
2096 | #define PMIC_QI_VCORE_OC_STATUS_SHIFT 15 | |
2097 | #define PMIC_QI_VCORE_MODE_MASK 0x1 | |
2098 | #define PMIC_QI_VCORE_MODE_SHIFT 14 | |
2099 | #define PMIC_QI_VCORE_EN_MASK 0x1 | |
2100 | #define PMIC_QI_VCORE_EN_SHIFT 13 | |
2101 | #define PMIC_QI_VCORE_STB_MASK 0x1 | |
2102 | #define PMIC_QI_VCORE_STB_SHIFT 12 | |
2103 | #define PMIC_VCORE_EN_MASK 0x1 | |
2104 | #define PMIC_VCORE_EN_SHIFT 0 | |
2105 | #define PMIC_VCORE_SFCHG_REN_MASK 0x1 | |
2106 | #define PMIC_VCORE_SFCHG_REN_SHIFT 15 | |
2107 | #define PMIC_VCORE_SFCHG_RRATE_MASK 0x7F | |
2108 | #define PMIC_VCORE_SFCHG_RRATE_SHIFT 8 | |
2109 | #define PMIC_VCORE_SFCHG_FEN_MASK 0x1 | |
2110 | #define PMIC_VCORE_SFCHG_FEN_SHIFT 7 | |
2111 | #define PMIC_VCORE_SFCHG_FRATE_MASK 0x7F | |
2112 | #define PMIC_VCORE_SFCHG_FRATE_SHIFT 0 | |
2113 | #define PMIC_VCORE_VOSEL_MASK 0x7F | |
2114 | #define PMIC_VCORE_VOSEL_SHIFT 0 | |
2115 | #define PMIC_VCORE_VOSEL_ON_MASK 0x7F | |
2116 | #define PMIC_VCORE_VOSEL_ON_SHIFT 0 | |
2117 | #define PMIC_VCORE_VOSEL_SLEEP_MASK 0x7F | |
2118 | #define PMIC_VCORE_VOSEL_SLEEP_SHIFT 0 | |
2119 | #define PMIC_NI_VCORE_VOSEL_MASK 0x7F | |
2120 | #define PMIC_NI_VCORE_VOSEL_SHIFT 0 | |
2121 | #define PMIC_QI_VCORE_BURST_MASK 0x3 | |
2122 | #define PMIC_QI_VCORE_BURST_SHIFT 12 | |
2123 | #define PMIC_VCORE_BURST_SLEEP_MASK 0x3 | |
2124 | #define PMIC_VCORE_BURST_SLEEP_SHIFT 8 | |
2125 | #define PMIC_VCORE_BURST_ON_MASK 0x3 | |
2126 | #define PMIC_VCORE_BURST_ON_SHIFT 4 | |
2127 | #define PMIC_VCORE_BURST_MASK 0x3 | |
2128 | #define PMIC_VCORE_BURST_SHIFT 0 | |
2129 | #define PMIC_QI_VCORE_DLC_MASK 0x3 | |
2130 | #define PMIC_QI_VCORE_DLC_SHIFT 12 | |
2131 | #define PMIC_VCORE_DLC_SLEEP_MASK 0x3 | |
2132 | #define PMIC_VCORE_DLC_SLEEP_SHIFT 8 | |
2133 | #define PMIC_VCORE_DLC_ON_MASK 0x3 | |
2134 | #define PMIC_VCORE_DLC_ON_SHIFT 4 | |
2135 | #define PMIC_VCORE_DLC_MASK 0x3 | |
2136 | #define PMIC_VCORE_DLC_SHIFT 0 | |
2137 | #define PMIC_QI_VCORE_DLC_N_MASK 0x3 | |
2138 | #define PMIC_QI_VCORE_DLC_N_SHIFT 12 | |
2139 | #define PMIC_VCORE_DLC_N_SLEEP_MASK 0x3 | |
2140 | #define PMIC_VCORE_DLC_N_SLEEP_SHIFT 8 | |
2141 | #define PMIC_VCORE_DLC_N_ON_MASK 0x3 | |
2142 | #define PMIC_VCORE_DLC_N_ON_SHIFT 4 | |
2143 | #define PMIC_VCORE_DLC_N_MASK 0x3 | |
2144 | #define PMIC_VCORE_DLC_N_SHIFT 0 | |
2145 | #define PMIC_QI_VCORE_BURSTH_MASK 0x3 | |
2146 | #define PMIC_QI_VCORE_BURSTH_SHIFT 12 | |
2147 | #define PMIC_QI_VCORE_BURSTL_MASK 0x3 | |
2148 | #define PMIC_QI_VCORE_BURSTL_SHIFT 12 | |
2149 | #define PMIC_NI_VCORE_VSLEEP_SEL_MASK 0x1 | |
2150 | #define PMIC_NI_VCORE_VSLEEP_SEL_SHIFT 15 | |
2151 | #define PMIC_NI_VCORE_R2R_PDN_MASK 0x1 | |
2152 | #define PMIC_NI_VCORE_R2R_PDN_SHIFT 14 | |
2153 | #define PMIC_VCORE_VSLEEP_SEL_MASK 0x1 | |
2154 | #define PMIC_VCORE_VSLEEP_SEL_SHIFT 11 | |
2155 | #define PMIC_VCORE_R2R_PDN_MASK 0x1 | |
2156 | #define PMIC_VCORE_R2R_PDN_SHIFT 10 | |
2157 | #define PMIC_VCORE_VSLEEP_EN_MASK 0x1 | |
2158 | #define PMIC_VCORE_VSLEEP_EN_SHIFT 8 | |
2159 | #define PMIC_NI_VCORE_VOSEL_TRANS_MASK 0x1 | |
2160 | #define PMIC_NI_VCORE_VOSEL_TRANS_SHIFT 7 | |
2161 | #define PMIC_VCORE_VOSEL_TRANS_ONCE_MASK 0x1 | |
2162 | #define PMIC_VCORE_VOSEL_TRANS_ONCE_SHIFT 6 | |
2163 | #define PMIC_VCORE_VOSEL_TRANS_EN_MASK 0x3 | |
2164 | #define PMIC_VCORE_VOSEL_TRANS_EN_SHIFT 4 | |
2165 | #define PMIC_VCORE_TRANSTD_MASK 0x3 | |
2166 | #define PMIC_VCORE_TRANSTD_SHIFT 0 | |
2167 | #define PMIC_RG_VGPU_ZXOS_TRIM_MASK 0x3F | |
2168 | #define PMIC_RG_VGPU_ZXOS_TRIM_SHIFT 0 | |
2169 | #define PMIC_RG_VGPU_ZX_OS_MASK 0x3 | |
2170 | #define PMIC_RG_VGPU_ZX_OS_SHIFT 14 | |
2171 | #define PMIC_RG_VGPU_CSL_MASK 0x3 | |
2172 | #define PMIC_RG_VGPU_CSL_SHIFT 8 | |
2173 | #define PMIC_RG_VGPU_CSR_MASK 0x3 | |
2174 | #define PMIC_RG_VGPU_CSR_SHIFT 6 | |
2175 | #define PMIC_RG_VGPU_CC_MASK 0x3 | |
2176 | #define PMIC_RG_VGPU_CC_SHIFT 4 | |
2177 | #define PMIC_RG_VGPU_RZSEL_MASK 0x3 | |
2178 | #define PMIC_RG_VGPU_RZSEL_SHIFT 0 | |
2179 | #define PMIC_RG_VGPU_NDIS_EN_MASK 0x1 | |
2180 | #define PMIC_RG_VGPU_NDIS_EN_SHIFT 9 | |
2181 | #define PMIC_RG_VGPU_MODESET_MASK 0x1 | |
2182 | #define PMIC_RG_VGPU_MODESET_SHIFT 8 | |
2183 | #define PMIC_RG_VGPU_CSM_MASK 0x7 | |
2184 | #define PMIC_RG_VGPU_CSM_SHIFT 4 | |
2185 | #define PMIC_RG_VGPU_AVP_EN_MASK 0x1 | |
2186 | #define PMIC_RG_VGPU_AVP_EN_SHIFT 3 | |
2187 | #define PMIC_RG_VGPU_AVP_OS_MASK 0x7 | |
2188 | #define PMIC_RG_VGPU_AVP_OS_SHIFT 0 | |
2189 | #define PMIC_RG_VGPU_SLP_MASK 0x3 | |
2190 | #define PMIC_RG_VGPU_SLP_SHIFT 0 | |
2191 | #define PMIC_RG_VGPU_RSV_MASK 0xFF | |
2192 | #define PMIC_RG_VGPU_RSV_SHIFT 0 | |
2193 | #define PMIC_VGPU_BURST_CTRL_MASK 0x1 | |
2194 | #define PMIC_VGPU_BURST_CTRL_SHIFT 3 | |
2195 | #define PMIC_VGPU_DLC_CTRL_MASK 0x1 | |
2196 | #define PMIC_VGPU_DLC_CTRL_SHIFT 2 | |
2197 | #define PMIC_VGPU_VOSEL_CTRL_MASK 0x1 | |
2198 | #define PMIC_VGPU_VOSEL_CTRL_SHIFT 1 | |
2199 | #define PMIC_VGPU_EN_CTRL_MASK 0x1 | |
2200 | #define PMIC_VGPU_EN_CTRL_SHIFT 0 | |
2201 | #define PMIC_VGPU_BURST_SEL_MASK 0x3 | |
2202 | #define PMIC_VGPU_BURST_SEL_SHIFT 12 | |
2203 | #define PMIC_VGPU_DLC_SEL_MASK 0x3 | |
2204 | #define PMIC_VGPU_DLC_SEL_SHIFT 8 | |
2205 | #define PMIC_VGPU_VOSEL_SEL_MASK 0x3 | |
2206 | #define PMIC_VGPU_VOSEL_SEL_SHIFT 4 | |
2207 | #define PMIC_VGPU_EN_SEL_MASK 0x3 | |
2208 | #define PMIC_VGPU_EN_SEL_SHIFT 0 | |
2209 | #define PMIC_QI_VGPU_OC_STATUS_MASK 0x1 | |
2210 | #define PMIC_QI_VGPU_OC_STATUS_SHIFT 15 | |
2211 | #define PMIC_QI_VGPU_MODE_MASK 0x1 | |
2212 | #define PMIC_QI_VGPU_MODE_SHIFT 14 | |
2213 | #define PMIC_QI_VGPU_EN_MASK 0x1 | |
2214 | #define PMIC_QI_VGPU_EN_SHIFT 13 | |
2215 | #define PMIC_QI_VGPU_STB_MASK 0x1 | |
2216 | #define PMIC_QI_VGPU_STB_SHIFT 12 | |
2217 | #define PMIC_VGPU_STBTD_MASK 0x3 | |
2218 | #define PMIC_VGPU_STBTD_SHIFT 4 | |
2219 | #define PMIC_VGPU_EN_MASK 0x1 | |
2220 | #define PMIC_VGPU_EN_SHIFT 0 | |
2221 | #define PMIC_VGPU_SFCHG_REN_MASK 0x1 | |
2222 | #define PMIC_VGPU_SFCHG_REN_SHIFT 15 | |
2223 | #define PMIC_VGPU_SFCHG_RRATE_MASK 0x7F | |
2224 | #define PMIC_VGPU_SFCHG_RRATE_SHIFT 8 | |
2225 | #define PMIC_VGPU_SFCHG_FEN_MASK 0x1 | |
2226 | #define PMIC_VGPU_SFCHG_FEN_SHIFT 7 | |
2227 | #define PMIC_VGPU_SFCHG_FRATE_MASK 0x7F | |
2228 | #define PMIC_VGPU_SFCHG_FRATE_SHIFT 0 | |
2229 | #define PMIC_VGPU_VOSEL_MASK 0x7F | |
2230 | #define PMIC_VGPU_VOSEL_SHIFT 0 | |
2231 | #define PMIC_VGPU_VOSEL_ON_MASK 0x7F | |
2232 | #define PMIC_VGPU_VOSEL_ON_SHIFT 0 | |
2233 | #define PMIC_VGPU_VOSEL_SLEEP_MASK 0x7F | |
2234 | #define PMIC_VGPU_VOSEL_SLEEP_SHIFT 0 | |
2235 | #define PMIC_NI_VGPU_VOSEL_MASK 0x7F | |
2236 | #define PMIC_NI_VGPU_VOSEL_SHIFT 0 | |
2237 | #define PMIC_QI_VGPU_BURST_MASK 0x3 | |
2238 | #define PMIC_QI_VGPU_BURST_SHIFT 12 | |
2239 | #define PMIC_VGPU_BURST_SLEEP_MASK 0x3 | |
2240 | #define PMIC_VGPU_BURST_SLEEP_SHIFT 8 | |
2241 | #define PMIC_VGPU_BURST_ON_MASK 0x3 | |
2242 | #define PMIC_VGPU_BURST_ON_SHIFT 4 | |
2243 | #define PMIC_VGPU_BURST_MASK 0x3 | |
2244 | #define PMIC_VGPU_BURST_SHIFT 0 | |
2245 | #define PMIC_QI_VGPU_DLC_MASK 0x3 | |
2246 | #define PMIC_QI_VGPU_DLC_SHIFT 12 | |
2247 | #define PMIC_VGPU_DLC_SLEEP_MASK 0x3 | |
2248 | #define PMIC_VGPU_DLC_SLEEP_SHIFT 8 | |
2249 | #define PMIC_VGPU_DLC_ON_MASK 0x3 | |
2250 | #define PMIC_VGPU_DLC_ON_SHIFT 4 | |
2251 | #define PMIC_VGPU_DLC_MASK 0x3 | |
2252 | #define PMIC_VGPU_DLC_SHIFT 0 | |
2253 | #define PMIC_QI_VGPU_DLC_N_MASK 0x3 | |
2254 | #define PMIC_QI_VGPU_DLC_N_SHIFT 12 | |
2255 | #define PMIC_VGPU_DLC_N_SLEEP_MASK 0x3 | |
2256 | #define PMIC_VGPU_DLC_N_SLEEP_SHIFT 8 | |
2257 | #define PMIC_VGPU_DLC_N_ON_MASK 0x3 | |
2258 | #define PMIC_VGPU_DLC_N_ON_SHIFT 4 | |
2259 | #define PMIC_VGPU_DLC_N_MASK 0x3 | |
2260 | #define PMIC_VGPU_DLC_N_SHIFT 0 | |
2261 | #define PMIC_QI_VGPU_BURSTH_MASK 0x3 | |
2262 | #define PMIC_QI_VGPU_BURSTH_SHIFT 12 | |
2263 | #define PMIC_QI_VGPU_BURSTL_MASK 0x3 | |
2264 | #define PMIC_QI_VGPU_BURSTL_SHIFT 12 | |
2265 | #define PMIC_NI_VGPU_VSLEEP_SEL_MASK 0x1 | |
2266 | #define PMIC_NI_VGPU_VSLEEP_SEL_SHIFT 15 | |
2267 | #define PMIC_NI_VGPU_R2R_PDN_MASK 0x1 | |
2268 | #define PMIC_NI_VGPU_R2R_PDN_SHIFT 14 | |
2269 | #define PMIC_VGPU_VSLEEP_SEL_MASK 0x1 | |
2270 | #define PMIC_VGPU_VSLEEP_SEL_SHIFT 11 | |
2271 | #define PMIC_VGPU_R2R_PDN_MASK 0x1 | |
2272 | #define PMIC_VGPU_R2R_PDN_SHIFT 10 | |
2273 | #define PMIC_VGPU_VSLEEP_EN_MASK 0x1 | |
2274 | #define PMIC_VGPU_VSLEEP_EN_SHIFT 8 | |
2275 | #define PMIC_NI_VGPU_VOSEL_TRANS_MASK 0x1 | |
2276 | #define PMIC_NI_VGPU_VOSEL_TRANS_SHIFT 7 | |
2277 | #define PMIC_VGPU_VOSEL_TRANS_ONCE_MASK 0x1 | |
2278 | #define PMIC_VGPU_VOSEL_TRANS_ONCE_SHIFT 6 | |
2279 | #define PMIC_VGPU_VOSEL_TRANS_EN_MASK 0x3 | |
2280 | #define PMIC_VGPU_VOSEL_TRANS_EN_SHIFT 4 | |
2281 | #define PMIC_VGPU_TRANSTD_MASK 0x3 | |
2282 | #define PMIC_VGPU_TRANSTD_SHIFT 0 | |
2283 | #define PMIC_RG_VIO18_TRIM_MASK 0x7 | |
2284 | #define PMIC_RG_VIO18_TRIM_SHIFT 0 | |
2285 | #define PMIC_RG_VIO18_ZX_OS_MASK 0x3 | |
2286 | #define PMIC_RG_VIO18_ZX_OS_SHIFT 14 | |
2287 | #define PMIC_RG_VIO18_SLEW_MASK 0x3 | |
2288 | #define PMIC_RG_VIO18_SLEW_SHIFT 12 | |
2289 | #define PMIC_RG_VIO18_SLEW_NMOS_MASK 0x3 | |
2290 | #define PMIC_RG_VIO18_SLEW_NMOS_SHIFT 10 | |
2291 | #define PMIC_RG_VIO18_CSL_MASK 0x3 | |
2292 | #define PMIC_RG_VIO18_CSL_SHIFT 8 | |
2293 | #define PMIC_RG_VIO18_CSR_MASK 0x3 | |
2294 | #define PMIC_RG_VIO18_CSR_SHIFT 6 | |
2295 | #define PMIC_RG_VIO18_CC_MASK 0x3 | |
2296 | #define PMIC_RG_VIO18_CC_SHIFT 4 | |
2297 | #define PMIC_RG_VIO18_RZSEL_MASK 0x3 | |
2298 | #define PMIC_RG_VIO18_RZSEL_SHIFT 0 | |
2299 | #define PMIC_RG_VIO18_CSMIR_MASK 0x3 | |
2300 | #define PMIC_RG_VIO18_CSMIR_SHIFT 12 | |
2301 | #define PMIC_RG_VIO18_NDIS_EN_MASK 0x1 | |
2302 | #define PMIC_RG_VIO18_NDIS_EN_SHIFT 9 | |
2303 | #define PMIC_RG_VIO18_MODESET_MASK 0x1 | |
2304 | #define PMIC_RG_VIO18_MODESET_SHIFT 8 | |
2305 | #define PMIC_RG_VIO18_SLP_MASK 0x3 | |
2306 | #define PMIC_RG_VIO18_SLP_SHIFT 0 | |
2307 | #define PMIC_RG_VIO18_RSV_MASK 0xFF | |
2308 | #define PMIC_RG_VIO18_RSV_SHIFT 0 | |
2309 | #define PMIC_VIO18_BURST_CTRL_MASK 0x1 | |
2310 | #define PMIC_VIO18_BURST_CTRL_SHIFT 3 | |
2311 | #define PMIC_VIO18_DLC_CTRL_MASK 0x1 | |
2312 | #define PMIC_VIO18_DLC_CTRL_SHIFT 2 | |
2313 | #define PMIC_VIO18_VOSEL_CTRL_MASK 0x1 | |
2314 | #define PMIC_VIO18_VOSEL_CTRL_SHIFT 1 | |
2315 | #define PMIC_VIO18_EN_CTRL_MASK 0x1 | |
2316 | #define PMIC_VIO18_EN_CTRL_SHIFT 0 | |
2317 | #define PMIC_VIO18_BURST_SEL_MASK 0x3 | |
2318 | #define PMIC_VIO18_BURST_SEL_SHIFT 12 | |
2319 | #define PMIC_VIO18_DLC_SEL_MASK 0x3 | |
2320 | #define PMIC_VIO18_DLC_SEL_SHIFT 8 | |
2321 | #define PMIC_VIO18_VOSEL_SEL_MASK 0x3 | |
2322 | #define PMIC_VIO18_VOSEL_SEL_SHIFT 4 | |
2323 | #define PMIC_VIO18_EN_SEL_MASK 0x3 | |
2324 | #define PMIC_VIO18_EN_SEL_SHIFT 0 | |
2325 | #define PMIC_QI_VIO18_OC_STATUS_MASK 0x1 | |
2326 | #define PMIC_QI_VIO18_OC_STATUS_SHIFT 15 | |
2327 | #define PMIC_QI_VIO18_MODE_MASK 0x1 | |
2328 | #define PMIC_QI_VIO18_MODE_SHIFT 14 | |
2329 | #define PMIC_QI_VIO18_EN_MASK 0x1 | |
2330 | #define PMIC_QI_VIO18_EN_SHIFT 13 | |
2331 | #define PMIC_QI_VIO18_STB_MASK 0x1 | |
2332 | #define PMIC_QI_VIO18_STB_SHIFT 12 | |
2333 | #define PMIC_VIO18_EN_MASK 0x1 | |
2334 | #define PMIC_VIO18_EN_SHIFT 0 | |
2335 | #define PMIC_VIO18_SFCHG_REN_MASK 0x1 | |
2336 | #define PMIC_VIO18_SFCHG_REN_SHIFT 15 | |
2337 | #define PMIC_VIO18_SFCHG_RRATE_MASK 0x7F | |
2338 | #define PMIC_VIO18_SFCHG_RRATE_SHIFT 8 | |
2339 | #define PMIC_VIO18_SFCHG_FEN_MASK 0x1 | |
2340 | #define PMIC_VIO18_SFCHG_FEN_SHIFT 7 | |
2341 | #define PMIC_VIO18_SFCHG_FRATE_MASK 0x7F | |
2342 | #define PMIC_VIO18_SFCHG_FRATE_SHIFT 0 | |
2343 | #define PMIC_VIO18_VOSEL_MASK 0x1F | |
2344 | #define PMIC_VIO18_VOSEL_SHIFT 0 | |
2345 | #define PMIC_VIO18_VOSEL_ON_MASK 0x1F | |
2346 | #define PMIC_VIO18_VOSEL_ON_SHIFT 0 | |
2347 | #define PMIC_VIO18_VOSEL_SLEEP_MASK 0x1F | |
2348 | #define PMIC_VIO18_VOSEL_SLEEP_SHIFT 0 | |
2349 | #define PMIC_NI_VIO18_VOSEL_MASK 0x1F | |
2350 | #define PMIC_NI_VIO18_VOSEL_SHIFT 0 | |
2351 | #define PMIC_QI_VIO18_BURST_MASK 0x3 | |
2352 | #define PMIC_QI_VIO18_BURST_SHIFT 12 | |
2353 | #define PMIC_QI_VIO18_DLC_MASK 0x3 | |
2354 | #define PMIC_QI_VIO18_DLC_SHIFT 12 | |
2355 | #define PMIC_VIO18_DLC_SLEEP_MASK 0x3 | |
2356 | #define PMIC_VIO18_DLC_SLEEP_SHIFT 8 | |
2357 | #define PMIC_VIO18_DLC_ON_MASK 0x3 | |
2358 | #define PMIC_VIO18_DLC_ON_SHIFT 4 | |
2359 | #define PMIC_VIO18_DLC_MASK 0x3 | |
2360 | #define PMIC_VIO18_DLC_SHIFT 0 | |
2361 | #define PMIC_QI_VIO18_DLC_N_MASK 0x3 | |
2362 | #define PMIC_QI_VIO18_DLC_N_SHIFT 12 | |
2363 | #define PMIC_VIO18_DLC_N_SLEEP_MASK 0x3 | |
2364 | #define PMIC_VIO18_DLC_N_SLEEP_SHIFT 8 | |
2365 | #define PMIC_VIO18_DLC_N_ON_MASK 0x3 | |
2366 | #define PMIC_VIO18_DLC_N_ON_SHIFT 4 | |
2367 | #define PMIC_VIO18_DLC_N_MASK 0x3 | |
2368 | #define PMIC_VIO18_DLC_N_SHIFT 0 | |
2369 | #define PMIC_QI_VIO18_BURSTH_MASK 0x3 | |
2370 | #define PMIC_QI_VIO18_BURSTH_SHIFT 12 | |
2371 | #define PMIC_VIO18_BURSTH_SLEEP_MASK 0x3 | |
2372 | #define PMIC_VIO18_BURSTH_SLEEP_SHIFT 8 | |
2373 | #define PMIC_VIO18_BURSTH_ON_MASK 0x3 | |
2374 | #define PMIC_VIO18_BURSTH_ON_SHIFT 4 | |
2375 | #define PMIC_VIO18_BURSTH_MASK 0x3 | |
2376 | #define PMIC_VIO18_BURSTH_SHIFT 0 | |
2377 | #define PMIC_QI_VIO18_BURSTL_MASK 0x3 | |
2378 | #define PMIC_QI_VIO18_BURSTL_SHIFT 12 | |
2379 | #define PMIC_VIO18_BURSTL_SLEEP_MASK 0x3 | |
2380 | #define PMIC_VIO18_BURSTL_SLEEP_SHIFT 8 | |
2381 | #define PMIC_VIO18_BURSTL_ON_MASK 0x3 | |
2382 | #define PMIC_VIO18_BURSTL_ON_SHIFT 4 | |
2383 | #define PMIC_VIO18_BURSTL_MASK 0x3 | |
2384 | #define PMIC_VIO18_BURSTL_SHIFT 0 | |
2385 | #define PMIC_QI_VIO18_SLEEP_PDN_MASK 0x1 | |
2386 | #define PMIC_QI_VIO18_SLEEP_PDN_SHIFT 14 | |
2387 | #define PMIC_VIO18_SLEEP_PDN_MASK 0x1 | |
2388 | #define PMIC_VIO18_SLEEP_PDN_SHIFT 10 | |
2389 | #define PMIC_VIO18_VSLEEP_EN_MASK 0x1 | |
2390 | #define PMIC_VIO18_VSLEEP_EN_SHIFT 8 | |
2391 | #define PMIC_RG_VPCA7_ZXOS_TRIM_MASK 0x3F | |
2392 | #define PMIC_RG_VPCA7_ZXOS_TRIM_SHIFT 0 | |
2393 | #define PMIC_RG_VPCA7_ZX_OS_MASK 0x3 | |
2394 | #define PMIC_RG_VPCA7_ZX_OS_SHIFT 14 | |
2395 | #define PMIC_RG_VPCA7_CSL_MASK 0x3 | |
2396 | #define PMIC_RG_VPCA7_CSL_SHIFT 8 | |
2397 | #define PMIC_RG_VPCA7_CSR_MASK 0x3 | |
2398 | #define PMIC_RG_VPCA7_CSR_SHIFT 6 | |
2399 | #define PMIC_RG_VPCA7_CC_MASK 0x3 | |
2400 | #define PMIC_RG_VPCA7_CC_SHIFT 4 | |
2401 | #define PMIC_RG_VPCA7_RZSEL_MASK 0x3 | |
2402 | #define PMIC_RG_VPCA7_RZSEL_SHIFT 0 | |
2403 | #define PMIC_RG_VPCA7_NDIS_EN_MASK 0x1 | |
2404 | #define PMIC_RG_VPCA7_NDIS_EN_SHIFT 9 | |
2405 | #define PMIC_RG_VPCA7_MODESET_MASK 0x1 | |
2406 | #define PMIC_RG_VPCA7_MODESET_SHIFT 8 | |
2407 | #define PMIC_RG_VPCA7_CSM_MASK 0x7 | |
2408 | #define PMIC_RG_VPCA7_CSM_SHIFT 4 | |
2409 | #define PMIC_RG_VPCA7_SMRIP_EN_MASK 0x1 | |
2410 | #define PMIC_RG_VPCA7_SMRIP_EN_SHIFT 0 | |
2411 | #define PMIC_QI_VPCA7_SLPO_OUT_MASK 0xF | |
2412 | #define PMIC_QI_VPCA7_SLPO_OUT_SHIFT 12 | |
2413 | #define PMIC_QI_VPCA7_SLP_MASK 0xF | |
2414 | #define PMIC_QI_VPCA7_SLP_SHIFT 8 | |
2415 | #define PMIC_VPCA7_SAWCAL_TD_MASK 0x3 | |
2416 | #define PMIC_VPCA7_SAWCAL_TD_SHIFT 4 | |
2417 | #define PMIC_VPCA7_SLP_MASK 0xF | |
2418 | #define PMIC_VPCA7_SLP_SHIFT 0 | |
2419 | #define PMIC_RG_VPCA7_RSV_MASK 0xFF | |
2420 | #define PMIC_RG_VPCA7_RSV_SHIFT 0 | |
2421 | #define PMIC_VPCA7_TRACK_ON_CTRL_MASK 0x1 | |
2422 | #define PMIC_VPCA7_TRACK_ON_CTRL_SHIFT 4 | |
2423 | #define PMIC_VPCA7_BURST_CTRL_MASK 0x1 | |
2424 | #define PMIC_VPCA7_BURST_CTRL_SHIFT 3 | |
2425 | #define PMIC_VPCA7_DLC_CTRL_MASK 0x1 | |
2426 | #define PMIC_VPCA7_DLC_CTRL_SHIFT 2 | |
2427 | #define PMIC_VPCA7_VOSEL_CTRL_MASK 0x1 | |
2428 | #define PMIC_VPCA7_VOSEL_CTRL_SHIFT 1 | |
2429 | #define PMIC_VPCA7_EN_CTRL_MASK 0x1 | |
2430 | #define PMIC_VPCA7_EN_CTRL_SHIFT 0 | |
2431 | #define PMIC_VPCA7_BURST_SEL_MASK 0x3 | |
2432 | #define PMIC_VPCA7_BURST_SEL_SHIFT 12 | |
2433 | #define PMIC_VPCA7_DLC_SEL_MASK 0x3 | |
2434 | #define PMIC_VPCA7_DLC_SEL_SHIFT 8 | |
2435 | #define PMIC_VPCA7_VOSEL_SEL_MASK 0x3 | |
2436 | #define PMIC_VPCA7_VOSEL_SEL_SHIFT 4 | |
2437 | #define PMIC_VPCA7_EN_SEL_MASK 0x3 | |
2438 | #define PMIC_VPCA7_EN_SEL_SHIFT 0 | |
2439 | #define PMIC_QI_VPCA7_OC_STATUS_MASK 0x1 | |
2440 | #define PMIC_QI_VPCA7_OC_STATUS_SHIFT 15 | |
2441 | #define PMIC_QI_VPCA7_MODE_MASK 0x1 | |
2442 | #define PMIC_QI_VPCA7_MODE_SHIFT 14 | |
2443 | #define PMIC_QI_VPCA7_EN_MASK 0x1 | |
2444 | #define PMIC_QI_VPCA7_EN_SHIFT 13 | |
2445 | #define PMIC_QI_VPCA7_STB_MASK 0x1 | |
2446 | #define PMIC_QI_VPCA7_STB_SHIFT 12 | |
2447 | #define PMIC_VPCA7_STBTD_MASK 0x3 | |
2448 | #define PMIC_VPCA7_STBTD_SHIFT 4 | |
2449 | #define PMIC_VPCA7_EN_MASK 0x1 | |
2450 | #define PMIC_VPCA7_EN_SHIFT 0 | |
2451 | #define PMIC_VPCA7_SFCHG_REN_MASK 0x1 | |
2452 | #define PMIC_VPCA7_SFCHG_REN_SHIFT 15 | |
2453 | #define PMIC_VPCA7_SFCHG_RRATE_MASK 0x7F | |
2454 | #define PMIC_VPCA7_SFCHG_RRATE_SHIFT 8 | |
2455 | #define PMIC_VPCA7_SFCHG_FEN_MASK 0x1 | |
2456 | #define PMIC_VPCA7_SFCHG_FEN_SHIFT 7 | |
2457 | #define PMIC_VPCA7_SFCHG_FRATE_MASK 0x7F | |
2458 | #define PMIC_VPCA7_SFCHG_FRATE_SHIFT 0 | |
2459 | #define PMIC_VPCA7_VOSEL_MASK 0x7F | |
2460 | #define PMIC_VPCA7_VOSEL_SHIFT 0 | |
2461 | #define PMIC_VPCA7_VOSEL_ON_MASK 0x7F | |
2462 | #define PMIC_VPCA7_VOSEL_ON_SHIFT 0 | |
2463 | #define PMIC_VPCA7_VOSEL_SLEEP_MASK 0x7F | |
2464 | #define PMIC_VPCA7_VOSEL_SLEEP_SHIFT 0 | |
2465 | #define PMIC_NI_VPCA7_VOSEL_MASK 0x7F | |
2466 | #define PMIC_NI_VPCA7_VOSEL_SHIFT 0 | |
2467 | #define PMIC_QI_VPCA7_BURST_MASK 0x7 | |
2468 | #define PMIC_QI_VPCA7_BURST_SHIFT 12 | |
2469 | #define PMIC_VPCA7_BURST_SLEEP_MASK 0x7 | |
2470 | #define PMIC_VPCA7_BURST_SLEEP_SHIFT 8 | |
2471 | #define PMIC_VPCA7_BURST_ON_MASK 0x7 | |
2472 | #define PMIC_VPCA7_BURST_ON_SHIFT 4 | |
2473 | #define PMIC_VPCA7_BURST_MASK 0x7 | |
2474 | #define PMIC_VPCA7_BURST_SHIFT 0 | |
2475 | #define PMIC_QI_VPCA7_DLC_MASK 0x3 | |
2476 | #define PMIC_QI_VPCA7_DLC_SHIFT 12 | |
2477 | #define PMIC_VPCA7_DLC_SLEEP_MASK 0x3 | |
2478 | #define PMIC_VPCA7_DLC_SLEEP_SHIFT 8 | |
2479 | #define PMIC_VPCA7_DLC_ON_MASK 0x3 | |
2480 | #define PMIC_VPCA7_DLC_ON_SHIFT 4 | |
2481 | #define PMIC_VPCA7_DLC_MASK 0x3 | |
2482 | #define PMIC_VPCA7_DLC_SHIFT 0 | |
2483 | #define PMIC_QI_VPCA7_DLC_N_MASK 0x3 | |
2484 | #define PMIC_QI_VPCA7_DLC_N_SHIFT 12 | |
2485 | #define PMIC_VPCA7_DLC_N_SLEEP_MASK 0x3 | |
2486 | #define PMIC_VPCA7_DLC_N_SLEEP_SHIFT 8 | |
2487 | #define PMIC_VPCA7_DLC_N_ON_MASK 0x3 | |
2488 | #define PMIC_VPCA7_DLC_N_ON_SHIFT 4 | |
2489 | #define PMIC_VPCA7_DLC_N_MASK 0x3 | |
2490 | #define PMIC_VPCA7_DLC_N_SHIFT 0 | |
2491 | #define PMIC_QI_VPCA7_BURSTH_MASK 0x3 | |
2492 | #define PMIC_QI_VPCA7_BURSTH_SHIFT 12 | |
2493 | #define PMIC_QI_VPCA7_BURSTL_MASK 0x3 | |
2494 | #define PMIC_QI_VPCA7_BURSTL_SHIFT 12 | |
2495 | #define PMIC_NI_VPCA7_VSLEEP_SEL_MASK 0x1 | |
2496 | #define PMIC_NI_VPCA7_VSLEEP_SEL_SHIFT 15 | |
2497 | #define PMIC_NI_VPCA7_R2R_PDN_MASK 0x1 | |
2498 | #define PMIC_NI_VPCA7_R2R_PDN_SHIFT 14 | |
2499 | #define PMIC_VPCA7_VSLEEP_SEL_MASK 0x1 | |
2500 | #define PMIC_VPCA7_VSLEEP_SEL_SHIFT 11 | |
2501 | #define PMIC_VPCA7_R2R_PDN_MASK 0x1 | |
2502 | #define PMIC_VPCA7_R2R_PDN_SHIFT 10 | |
2503 | #define PMIC_VPCA7_VSLEEP_EN_MASK 0x1 | |
2504 | #define PMIC_VPCA7_VSLEEP_EN_SHIFT 8 | |
2505 | #define PMIC_NI_VPCA7_VOSEL_TRANS_MASK 0x1 | |
2506 | #define PMIC_NI_VPCA7_VOSEL_TRANS_SHIFT 7 | |
2507 | #define PMIC_VPCA7_VOSEL_TRANS_ONCE_MASK 0x1 | |
2508 | #define PMIC_VPCA7_VOSEL_TRANS_ONCE_SHIFT 6 | |
2509 | #define PMIC_VPCA7_VOSEL_TRANS_EN_MASK 0x3 | |
2510 | #define PMIC_VPCA7_VOSEL_TRANS_EN_SHIFT 4 | |
2511 | #define PMIC_VPCA7_TRANSTD_MASK 0x3 | |
2512 | #define PMIC_VPCA7_TRANSTD_SHIFT 0 | |
2513 | #define PMIC_RG_VSRMCA7_ZXOS_TRIM_MASK 0x3F | |
2514 | #define PMIC_RG_VSRMCA7_ZXOS_TRIM_SHIFT 0 | |
2515 | #define PMIC_RG_VSRMCA7_ZX_OS_MASK 0x3 | |
2516 | #define PMIC_RG_VSRMCA7_ZX_OS_SHIFT 14 | |
2517 | #define PMIC_RG_VSRMCA7_CSL_MASK 0x3 | |
2518 | #define PMIC_RG_VSRMCA7_CSL_SHIFT 8 | |
2519 | #define PMIC_RG_VSRMCA7_CSR_MASK 0x3 | |
2520 | #define PMIC_RG_VSRMCA7_CSR_SHIFT 6 | |
2521 | #define PMIC_RG_VSRMCA7_CC_MASK 0x3 | |
2522 | #define PMIC_RG_VSRMCA7_CC_SHIFT 4 | |
2523 | #define PMIC_RG_VSRMCA7_RZSEL_MASK 0x3 | |
2524 | #define PMIC_RG_VSRMCA7_RZSEL_SHIFT 0 | |
2525 | #define PMIC_RG_VSRMCA7_NDIS_EN_MASK 0x1 | |
2526 | #define PMIC_RG_VSRMCA7_NDIS_EN_SHIFT 9 | |
2527 | #define PMIC_RG_VSRMCA7_MODESET_MASK 0x1 | |
2528 | #define PMIC_RG_VSRMCA7_MODESET_SHIFT 8 | |
2529 | #define PMIC_RG_VSRMCA7_CSM_MASK 0x7 | |
2530 | #define PMIC_RG_VSRMCA7_CSM_SHIFT 4 | |
2531 | #define PMIC_RG_VSRMCA7_SMRIP_EN_MASK 0x1 | |
2532 | #define PMIC_RG_VSRMCA7_SMRIP_EN_SHIFT 0 | |
2533 | #define PMIC_QI_VSRMCA7_SLPO_OUT_MASK 0xF | |
2534 | #define PMIC_QI_VSRMCA7_SLPO_OUT_SHIFT 12 | |
2535 | #define PMIC_QI_VSRMCA7_SLP_MASK 0xF | |
2536 | #define PMIC_QI_VSRMCA7_SLP_SHIFT 8 | |
2537 | #define PMIC_VSRMCA7_SAWCAL_TD_MASK 0x3 | |
2538 | #define PMIC_VSRMCA7_SAWCAL_TD_SHIFT 4 | |
2539 | #define PMIC_VSRMCA7_SLP_MASK 0xF | |
2540 | #define PMIC_VSRMCA7_SLP_SHIFT 0 | |
2541 | #define PMIC_RG_VSRMCA7_RSV_MASK 0xFF | |
2542 | #define PMIC_RG_VSRMCA7_RSV_SHIFT 0 | |
2543 | #define PMIC_VSRMCA7_TRACK_SLEEP_CTRL_MASK 0x1 | |
2544 | #define PMIC_VSRMCA7_TRACK_SLEEP_CTRL_SHIFT 5 | |
2545 | #define PMIC_VSRMCA7_TRACK_ON_CTRL_MASK 0x1 | |
2546 | #define PMIC_VSRMCA7_TRACK_ON_CTRL_SHIFT 4 | |
2547 | #define PMIC_VSRMCA7_BURST_CTRL_MASK 0x1 | |
2548 | #define PMIC_VSRMCA7_BURST_CTRL_SHIFT 3 | |
2549 | #define PMIC_VSRMCA7_DLC_CTRL_MASK 0x1 | |
2550 | #define PMIC_VSRMCA7_DLC_CTRL_SHIFT 2 | |
2551 | #define PMIC_VSRMCA7_VOSEL_CTRL_MASK 0x1 | |
2552 | #define PMIC_VSRMCA7_VOSEL_CTRL_SHIFT 1 | |
2553 | #define PMIC_VSRMCA7_EN_CTRL_MASK 0x1 | |
2554 | #define PMIC_VSRMCA7_EN_CTRL_SHIFT 0 | |
2555 | #define PMIC_VSRMCA7_BURST_SEL_MASK 0x3 | |
2556 | #define PMIC_VSRMCA7_BURST_SEL_SHIFT 12 | |
2557 | #define PMIC_VSRMCA7_DLC_SEL_MASK 0x3 | |
2558 | #define PMIC_VSRMCA7_DLC_SEL_SHIFT 8 | |
2559 | #define PMIC_VSRMCA7_VOSEL_SEL_MASK 0x3 | |
2560 | #define PMIC_VSRMCA7_VOSEL_SEL_SHIFT 4 | |
2561 | #define PMIC_VSRMCA7_EN_SEL_MASK 0x3 | |
2562 | #define PMIC_VSRMCA7_EN_SEL_SHIFT 0 | |
2563 | #define PMIC_QI_VSRMCA7_OC_STATUS_MASK 0x1 | |
2564 | #define PMIC_QI_VSRMCA7_OC_STATUS_SHIFT 15 | |
2565 | #define PMIC_QI_VSRMCA7_MODE_MASK 0x1 | |
2566 | #define PMIC_QI_VSRMCA7_MODE_SHIFT 14 | |
2567 | #define PMIC_QI_VSRMCA7_EN_MASK 0x1 | |
2568 | #define PMIC_QI_VSRMCA7_EN_SHIFT 13 | |
2569 | #define PMIC_QI_VSRMCA7_STB_MASK 0x1 | |
2570 | #define PMIC_QI_VSRMCA7_STB_SHIFT 12 | |
2571 | #define PMIC_VSRMCA7_STBTD_MASK 0x3 | |
2572 | #define PMIC_VSRMCA7_STBTD_SHIFT 4 | |
2573 | #define PMIC_VSRMCA7_EN_MASK 0x1 | |
2574 | #define PMIC_VSRMCA7_EN_SHIFT 0 | |
2575 | #define PMIC_VSRMCA7_SFCHG_REN_MASK 0x1 | |
2576 | #define PMIC_VSRMCA7_SFCHG_REN_SHIFT 15 | |
2577 | #define PMIC_VSRMCA7_SFCHG_RRATE_MASK 0x7F | |
2578 | #define PMIC_VSRMCA7_SFCHG_RRATE_SHIFT 8 | |
2579 | #define PMIC_VSRMCA7_SFCHG_FEN_MASK 0x1 | |
2580 | #define PMIC_VSRMCA7_SFCHG_FEN_SHIFT 7 | |
2581 | #define PMIC_VSRMCA7_SFCHG_FRATE_MASK 0x7F | |
2582 | #define PMIC_VSRMCA7_SFCHG_FRATE_SHIFT 0 | |
2583 | #define PMIC_VSRMCA7_VOSEL_MASK 0x7F | |
2584 | #define PMIC_VSRMCA7_VOSEL_SHIFT 0 | |
2585 | #define PMIC_VSRMCA7_VOSEL_ON_MASK 0x7F | |
2586 | #define PMIC_VSRMCA7_VOSEL_ON_SHIFT 0 | |
2587 | #define PMIC_VSRMCA7_VOSEL_SLEEP_MASK 0x7F | |
2588 | #define PMIC_VSRMCA7_VOSEL_SLEEP_SHIFT 0 | |
2589 | #define PMIC_NI_VSRMCA7_VOSEL_MASK 0x7F | |
2590 | #define PMIC_NI_VSRMCA7_VOSEL_SHIFT 0 | |
2591 | #define PMIC_QI_VSRMCA7_BURST_MASK 0x7 | |
2592 | #define PMIC_QI_VSRMCA7_BURST_SHIFT 12 | |
2593 | #define PMIC_VSRMCA7_BURST_SLEEP_MASK 0x7 | |
2594 | #define PMIC_VSRMCA7_BURST_SLEEP_SHIFT 8 | |
2595 | #define PMIC_VSRMCA7_BURST_ON_MASK 0x7 | |
2596 | #define PMIC_VSRMCA7_BURST_ON_SHIFT 4 | |
2597 | #define PMIC_VSRMCA7_BURST_MASK 0x7 | |
2598 | #define PMIC_VSRMCA7_BURST_SHIFT 0 | |
2599 | #define PMIC_QI_VSRMCA7_DLC_MASK 0x3 | |
2600 | #define PMIC_QI_VSRMCA7_DLC_SHIFT 12 | |
2601 | #define PMIC_VSRMCA7_DLC_SLEEP_MASK 0x3 | |
2602 | #define PMIC_VSRMCA7_DLC_SLEEP_SHIFT 8 | |
2603 | #define PMIC_VSRMCA7_DLC_ON_MASK 0x3 | |
2604 | #define PMIC_VSRMCA7_DLC_ON_SHIFT 4 | |
2605 | #define PMIC_VSRMCA7_DLC_MASK 0x3 | |
2606 | #define PMIC_VSRMCA7_DLC_SHIFT 0 | |
2607 | #define PMIC_QI_VSRMCA7_DLC_N_MASK 0x3 | |
2608 | #define PMIC_QI_VSRMCA7_DLC_N_SHIFT 12 | |
2609 | #define PMIC_VSRMCA7_DLC_N_SLEEP_MASK 0x3 | |
2610 | #define PMIC_VSRMCA7_DLC_N_SLEEP_SHIFT 8 | |
2611 | #define PMIC_VSRMCA7_DLC_N_ON_MASK 0x3 | |
2612 | #define PMIC_VSRMCA7_DLC_N_ON_SHIFT 4 | |
2613 | #define PMIC_VSRMCA7_DLC_N_MASK 0x3 | |
2614 | #define PMIC_VSRMCA7_DLC_N_SHIFT 0 | |
2615 | #define PMIC_QI_VSRMCA7_BURSTH_MASK 0x3 | |
2616 | #define PMIC_QI_VSRMCA7_BURSTH_SHIFT 12 | |
2617 | #define PMIC_QI_VSRMCA7_BURSTL_MASK 0x3 | |
2618 | #define PMIC_QI_VSRMCA7_BURSTL_SHIFT 12 | |
2619 | #define PMIC_NI_VSRMCA7_VSLEEP_SEL_MASK 0x1 | |
2620 | #define PMIC_NI_VSRMCA7_VSLEEP_SEL_SHIFT 15 | |
2621 | #define PMIC_NI_VSRMCA7_R2R_PDN_MASK 0x1 | |
2622 | #define PMIC_NI_VSRMCA7_R2R_PDN_SHIFT 14 | |
2623 | #define PMIC_VSRMCA7_VSLEEP_SEL_MASK 0x1 | |
2624 | #define PMIC_VSRMCA7_VSLEEP_SEL_SHIFT 11 | |
2625 | #define PMIC_VSRMCA7_R2R_PDN_MASK 0x1 | |
2626 | #define PMIC_VSRMCA7_R2R_PDN_SHIFT 10 | |
2627 | #define PMIC_VSRMCA7_VSLEEP_EN_MASK 0x1 | |
2628 | #define PMIC_VSRMCA7_VSLEEP_EN_SHIFT 8 | |
2629 | #define PMIC_NI_VSRMCA7_VOSEL_TRANS_MASK 0x1 | |
2630 | #define PMIC_NI_VSRMCA7_VOSEL_TRANS_SHIFT 7 | |
2631 | #define PMIC_VSRMCA7_VOSEL_TRANS_ONCE_MASK 0x1 | |
2632 | #define PMIC_VSRMCA7_VOSEL_TRANS_ONCE_SHIFT 6 | |
2633 | #define PMIC_VSRMCA7_VOSEL_TRANS_EN_MASK 0x3 | |
2634 | #define PMIC_VSRMCA7_VOSEL_TRANS_EN_SHIFT 4 | |
2635 | #define PMIC_VSRMCA7_TRANSTD_MASK 0x3 | |
2636 | #define PMIC_VSRMCA7_TRANSTD_SHIFT 0 | |
2637 | #define PMIC_VSRMCA7_VOSEL_OFFSET_MASK 0x7F | |
2638 | #define PMIC_VSRMCA7_VOSEL_OFFSET_SHIFT 8 | |
2639 | #define PMIC_VSRMCA7_VOSEL_DELTA_MASK 0x7F | |
2640 | #define PMIC_VSRMCA7_VOSEL_DELTA_SHIFT 0 | |
2641 | #define PMIC_VSRMCA7_VOSEL_ON_HB_MASK 0x7F | |
2642 | #define PMIC_VSRMCA7_VOSEL_ON_HB_SHIFT 8 | |
2643 | #define PMIC_VSRMCA7_VOSEL_ON_LB_MASK 0x7F | |
2644 | #define PMIC_VSRMCA7_VOSEL_ON_LB_SHIFT 0 | |
2645 | #define PMIC_VSRMCA7_VOSEL_SLEEP_LB_MASK 0x7F | |
2646 | #define PMIC_VSRMCA7_VOSEL_SLEEP_LB_SHIFT 0 | |
2647 | #define PMIC_RG_VDRM_ZXOS_TRIM_MASK 0x3F | |
2648 | #define PMIC_RG_VDRM_ZXOS_TRIM_SHIFT 0 | |
2649 | #define PMIC_RG_VDRM_ZX_OS_MASK 0x3 | |
2650 | #define PMIC_RG_VDRM_ZX_OS_SHIFT 14 | |
2651 | #define PMIC_RG_VDRM_CSL_MASK 0x3 | |
2652 | #define PMIC_RG_VDRM_CSL_SHIFT 8 | |
2653 | #define PMIC_RG_VDRM_CSR_MASK 0x3 | |
2654 | #define PMIC_RG_VDRM_CSR_SHIFT 6 | |
2655 | #define PMIC_RG_VDRM_CC_MASK 0x3 | |
2656 | #define PMIC_RG_VDRM_CC_SHIFT 4 | |
2657 | #define PMIC_RG_VDRM_RZSEL_MASK 0x3 | |
2658 | #define PMIC_RG_VDRM_RZSEL_SHIFT 0 | |
2659 | #define PMIC_RG_VDRM_NDIS_EN_MASK 0x1 | |
2660 | #define PMIC_RG_VDRM_NDIS_EN_SHIFT 9 | |
2661 | #define PMIC_RG_VDRM_MODESET_MASK 0x1 | |
2662 | #define PMIC_RG_VDRM_MODESET_SHIFT 8 | |
2663 | #define PMIC_RG_VDRM_CSM_MASK 0x7 | |
2664 | #define PMIC_RG_VDRM_CSM_SHIFT 4 | |
2665 | #define PMIC_RG_VDRM_AVP_EN_MASK 0x1 | |
2666 | #define PMIC_RG_VDRM_AVP_EN_SHIFT 3 | |
2667 | #define PMIC_RG_VDRM_AVP_OS_MASK 0x7 | |
2668 | #define PMIC_RG_VDRM_AVP_OS_SHIFT 0 | |
2669 | #define PMIC_RG_VDRM_SLP_MASK 0x3 | |
2670 | #define PMIC_RG_VDRM_SLP_SHIFT 0 | |
2671 | #define PMIC_RG_VDRM_RSV_MASK 0xFF | |
2672 | #define PMIC_RG_VDRM_RSV_SHIFT 0 | |
2673 | #define PMIC_VDRM_BURST_CTRL_MASK 0x1 | |
2674 | #define PMIC_VDRM_BURST_CTRL_SHIFT 3 | |
2675 | #define PMIC_VDRM_DLC_CTRL_MASK 0x1 | |
2676 | #define PMIC_VDRM_DLC_CTRL_SHIFT 2 | |
2677 | #define PMIC_VDRM_VOSEL_CTRL_MASK 0x1 | |
2678 | #define PMIC_VDRM_VOSEL_CTRL_SHIFT 1 | |
2679 | #define PMIC_VDRM_EN_CTRL_MASK 0x1 | |
2680 | #define PMIC_VDRM_EN_CTRL_SHIFT 0 | |
2681 | #define PMIC_VDRM_BURST_SEL_MASK 0x3 | |
2682 | #define PMIC_VDRM_BURST_SEL_SHIFT 12 | |
2683 | #define PMIC_VDRM_DLC_SEL_MASK 0x3 | |
2684 | #define PMIC_VDRM_DLC_SEL_SHIFT 8 | |
2685 | #define PMIC_VDRM_VOSEL_SEL_MASK 0x3 | |
2686 | #define PMIC_VDRM_VOSEL_SEL_SHIFT 4 | |
2687 | #define PMIC_VDRM_EN_SEL_MASK 0x3 | |
2688 | #define PMIC_VDRM_EN_SEL_SHIFT 0 | |
2689 | #define PMIC_QI_VDRM_OC_STATUS_MASK 0x1 | |
2690 | #define PMIC_QI_VDRM_OC_STATUS_SHIFT 15 | |
2691 | #define PMIC_QI_VDRM_MODE_MASK 0x1 | |
2692 | #define PMIC_QI_VDRM_MODE_SHIFT 14 | |
2693 | #define PMIC_QI_VDRM_EN_MASK 0x1 | |
2694 | #define PMIC_QI_VDRM_EN_SHIFT 13 | |
2695 | #define PMIC_QI_VDRM_STB_MASK 0x1 | |
2696 | #define PMIC_QI_VDRM_STB_SHIFT 12 | |
2697 | #define PMIC_VDRM_EN_MASK 0x1 | |
2698 | #define PMIC_VDRM_EN_SHIFT 0 | |
2699 | #define PMIC_VDRM_SFCHG_REN_MASK 0x1 | |
2700 | #define PMIC_VDRM_SFCHG_REN_SHIFT 15 | |
2701 | #define PMIC_VDRM_SFCHG_RRATE_MASK 0x7F | |
2702 | #define PMIC_VDRM_SFCHG_RRATE_SHIFT 8 | |
2703 | #define PMIC_VDRM_SFCHG_FEN_MASK 0x1 | |
2704 | #define PMIC_VDRM_SFCHG_FEN_SHIFT 7 | |
2705 | #define PMIC_VDRM_SFCHG_FRATE_MASK 0x7F | |
2706 | #define PMIC_VDRM_SFCHG_FRATE_SHIFT 0 | |
2707 | #define PMIC_VDRM_VOSEL_MASK 0x7F | |
2708 | #define PMIC_VDRM_VOSEL_SHIFT 0 | |
2709 | #define PMIC_VDRM_VOSEL_ON_MASK 0x7F | |
2710 | #define PMIC_VDRM_VOSEL_ON_SHIFT 0 | |
2711 | #define PMIC_VDRM_VOSEL_SLEEP_MASK 0x7F | |
2712 | #define PMIC_VDRM_VOSEL_SLEEP_SHIFT 0 | |
2713 | #define PMIC_NI_VDRM_VOSEL_MASK 0x7F | |
2714 | #define PMIC_NI_VDRM_VOSEL_SHIFT 0 | |
2715 | #define PMIC_QI_VDRM_BURST_MASK 0x3 | |
2716 | #define PMIC_QI_VDRM_BURST_SHIFT 12 | |
2717 | #define PMIC_VDRM_BURST_SLEEP_MASK 0x3 | |
2718 | #define PMIC_VDRM_BURST_SLEEP_SHIFT 8 | |
2719 | #define PMIC_VDRM_BURST_ON_MASK 0x3 | |
2720 | #define PMIC_VDRM_BURST_ON_SHIFT 4 | |
2721 | #define PMIC_VDRM_BURST_MASK 0x3 | |
2722 | #define PMIC_VDRM_BURST_SHIFT 0 | |
2723 | #define PMIC_QI_VDRM_DLC_MASK 0x3 | |
2724 | #define PMIC_QI_VDRM_DLC_SHIFT 12 | |
2725 | #define PMIC_VDRM_DLC_SLEEP_MASK 0x3 | |
2726 | #define PMIC_VDRM_DLC_SLEEP_SHIFT 8 | |
2727 | #define PMIC_VDRM_DLC_ON_MASK 0x3 | |
2728 | #define PMIC_VDRM_DLC_ON_SHIFT 4 | |
2729 | #define PMIC_VDRM_DLC_MASK 0x3 | |
2730 | #define PMIC_VDRM_DLC_SHIFT 0 | |
2731 | #define PMIC_QI_VDRM_DLC_N_MASK 0x3 | |
2732 | #define PMIC_QI_VDRM_DLC_N_SHIFT 12 | |
2733 | #define PMIC_VDRM_DLC_N_SLEEP_MASK 0x3 | |
2734 | #define PMIC_VDRM_DLC_N_SLEEP_SHIFT 8 | |
2735 | #define PMIC_VDRM_DLC_N_ON_MASK 0x3 | |
2736 | #define PMIC_VDRM_DLC_N_ON_SHIFT 4 | |
2737 | #define PMIC_VDRM_DLC_N_MASK 0x3 | |
2738 | #define PMIC_VDRM_DLC_N_SHIFT 0 | |
2739 | #define PMIC_QI_VDRM_BURSTH_MASK 0x3 | |
2740 | #define PMIC_QI_VDRM_BURSTH_SHIFT 12 | |
2741 | #define PMIC_QI_VDRM_BURSTL_MASK 0x3 | |
2742 | #define PMIC_QI_VDRM_BURSTL_SHIFT 12 | |
2743 | #define PMIC_NI_VDRM_VSLEEP_SEL_MASK 0x1 | |
2744 | #define PMIC_NI_VDRM_VSLEEP_SEL_SHIFT 15 | |
2745 | #define PMIC_NI_VDRM_R2R_PDN_MASK 0x1 | |
2746 | #define PMIC_NI_VDRM_R2R_PDN_SHIFT 14 | |
2747 | #define PMIC_VDRM_VSLEEP_SEL_MASK 0x1 | |
2748 | #define PMIC_VDRM_VSLEEP_SEL_SHIFT 11 | |
2749 | #define PMIC_VDRM_R2R_PDN_MASK 0x1 | |
2750 | #define PMIC_VDRM_R2R_PDN_SHIFT 10 | |
2751 | #define PMIC_VDRM_VSLEEP_EN_MASK 0x1 | |
2752 | #define PMIC_VDRM_VSLEEP_EN_SHIFT 8 | |
2753 | #define PMIC_NI_VDRM_VOSEL_TRANS_MASK 0x1 | |
2754 | #define PMIC_NI_VDRM_VOSEL_TRANS_SHIFT 7 | |
2755 | #define PMIC_VDRM_VOSEL_TRANS_ONCE_MASK 0x1 | |
2756 | #define PMIC_VDRM_VOSEL_TRANS_ONCE_SHIFT 6 | |
2757 | #define PMIC_VDRM_VOSEL_TRANS_EN_MASK 0x3 | |
2758 | #define PMIC_VDRM_VOSEL_TRANS_EN_SHIFT 4 | |
2759 | #define PMIC_VDRM_TRANSTD_MASK 0x3 | |
2760 | #define PMIC_VDRM_TRANSTD_SHIFT 0 | |
2761 | #define PMIC_K_CONTROL_SMPS_MASK 0x1F | |
2762 | #define PMIC_K_CONTROL_SMPS_SHIFT 8 | |
2763 | #define PMIC_K_AUTO_EN_MASK 0x1 | |
2764 | #define PMIC_K_AUTO_EN_SHIFT 6 | |
2765 | #define PMIC_K_SRC_SEL_MASK 0x1 | |
2766 | #define PMIC_K_SRC_SEL_SHIFT 5 | |
2767 | #define PMIC_K_START_MANUAL_MASK 0x1 | |
2768 | #define PMIC_K_START_MANUAL_SHIFT 4 | |
2769 | #define PMIC_K_ONCE_MASK 0x1 | |
2770 | #define PMIC_K_ONCE_SHIFT 3 | |
2771 | #define PMIC_K_ONCE_EN_MASK 0x1 | |
2772 | #define PMIC_K_ONCE_EN_SHIFT 2 | |
2773 | #define PMIC_K_MAP_SEL_MASK 0x1 | |
2774 | #define PMIC_K_MAP_SEL_SHIFT 1 | |
2775 | #define PMIC_K_RST_DONE_MASK 0x1 | |
2776 | #define PMIC_K_RST_DONE_SHIFT 0 | |
2777 | #define PMIC_QI_SMPS_OSC_CAL_MASK 0x1F | |
2778 | #define PMIC_QI_SMPS_OSC_CAL_SHIFT 8 | |
2779 | #define PMIC_K_CONTROL_MASK 0x1F | |
2780 | #define PMIC_K_CONTROL_SHIFT 3 | |
2781 | #define PMIC_K_DONE_MASK 0x1 | |
2782 | #define PMIC_K_DONE_SHIFT 1 | |
2783 | #define PMIC_K_RESULT_MASK 0x1 | |
2784 | #define PMIC_K_RESULT_SHIFT 0 | |
2785 | #define PMIC_QI_VTCXO_EN_MASK 0x1 | |
2786 | #define PMIC_QI_VTCXO_EN_SHIFT 15 | |
2787 | #define PMIC_VTCXO_SRCLK_EN_SEL_MASK 0x3 | |
2788 | #define PMIC_VTCXO_SRCLK_EN_SEL_SHIFT 13 | |
2789 | #define PMIC_VTCXO_ON_CTRL_MASK 0x1 | |
2790 | #define PMIC_VTCXO_ON_CTRL_SHIFT 11 | |
2791 | #define PMIC_RG_VTCXO_EN_MASK 0x1 | |
2792 | #define PMIC_RG_VTCXO_EN_SHIFT 10 | |
2793 | #define PMIC_RG_VTCXO_STBTD_MASK 0x3 | |
2794 | #define PMIC_RG_VTCXO_STBTD_SHIFT 8 | |
2795 | #define PMIC_QI_VTCXO_MODE_MASK 0x1 | |
2796 | #define PMIC_QI_VTCXO_MODE_SHIFT 7 | |
2797 | #define PMIC_VTCXO_SRCLK_MODE_SEL_MASK 0x3 | |
2798 | #define PMIC_VTCXO_SRCLK_MODE_SEL_SHIFT 5 | |
2799 | #define PMIC_VTCXOTD_SEL_MASK 0x3 | |
2800 | #define PMIC_VTCXOTD_SEL_SHIFT 3 | |
2801 | #define PMIC_RG_VTCXO_OCFB_EN_MASK 0x1 | |
2802 | #define PMIC_RG_VTCXO_OCFB_EN_SHIFT 2 | |
2803 | #define PMIC_VTCXO_LP_SET_MASK 0x1 | |
2804 | #define PMIC_VTCXO_LP_SET_SHIFT 1 | |
2805 | #define PMIC_VTCXO_LP_SEL_MASK 0x1 | |
2806 | #define PMIC_VTCXO_LP_SEL_SHIFT 0 | |
2807 | #define PMIC_QI_VA28_EN_MASK 0x1 | |
2808 | #define PMIC_QI_VA28_EN_SHIFT 15 | |
2809 | #define PMIC_RG_VA28_EN_MASK 0x1 | |
2810 | #define PMIC_RG_VA28_EN_SHIFT 14 | |
2811 | #define PMIC_RG_VA28_STBTD_MASK 0x3 | |
2812 | #define PMIC_RG_VA28_STBTD_SHIFT 12 | |
2813 | #define PMIC_QI_VA28_MODE_MASK 0x1 | |
2814 | #define PMIC_QI_VA28_MODE_SHIFT 7 | |
2815 | #define PMIC_VA28_SRCLK_MODE_SEL_MASK 0x3 | |
2816 | #define PMIC_VA28_SRCLK_MODE_SEL_SHIFT 4 | |
2817 | #define PMIC_VA28_LP_SET_MASK 0x1 | |
2818 | #define PMIC_VA28_LP_SET_SHIFT 1 | |
2819 | #define PMIC_VA28_LP_SEL_MASK 0x1 | |
2820 | #define PMIC_VA28_LP_SEL_SHIFT 0 | |
2821 | #define PMIC_RG_VCAMA_EN_MASK 0x1 | |
2822 | #define PMIC_RG_VCAMA_EN_SHIFT 15 | |
2823 | #define PMIC_RG_VCAMA_STBTD_MASK 0x3 | |
2824 | #define PMIC_RG_VCAMA_STBTD_SHIFT 12 | |
2825 | #define PMIC_RG_VCAMA_OCFB_EN_MASK 0x1 | |
2826 | #define PMIC_RG_VCAMA_OCFB_EN_SHIFT 2 | |
2827 | #define PMIC_QI_VTCXO_OC_STATUS_MASK 0x1 | |
2828 | #define PMIC_QI_VTCXO_OC_STATUS_SHIFT 3 | |
2829 | #define PMIC_QI_VA28_OC_STATUS_MASK 0x1 | |
2830 | #define PMIC_QI_VA28_OC_STATUS_SHIFT 2 | |
2831 | #define PMIC_QI_VCAMA_OC_STATUS_MASK 0x1 | |
2832 | #define PMIC_QI_VCAMA_OC_STATUS_SHIFT 1 | |
2833 | #define PMIC_RG_VA28_BIST_EN_MASK 0x1 | |
2834 | #define PMIC_RG_VA28_BIST_EN_SHIFT 0 | |
2835 | #define PMIC_RG_VTCXO_CAL_MASK 0xF | |
2836 | #define PMIC_RG_VTCXO_CAL_SHIFT 8 | |
2837 | #define PMIC_RG_VTCXO_NDIS_EN_MASK 0x1 | |
2838 | #define PMIC_RG_VTCXO_NDIS_EN_SHIFT 4 | |
2839 | #define PMIC_RG_VA28_CAL_MASK 0xF | |
2840 | #define PMIC_RG_VA28_CAL_SHIFT 8 | |
2841 | #define PMIC_RG_VA28_OCFB_EN_MASK 0x1 | |
2842 | #define PMIC_RG_VA28_OCFB_EN_SHIFT 6 | |
2843 | #define PMIC_RG_VA28_NDIS_EN_MASK 0x1 | |
2844 | #define PMIC_RG_VA28_NDIS_EN_SHIFT 4 | |
2845 | #define PMIC_RG_VCAMA_CAL_MASK 0xF | |
2846 | #define PMIC_RG_VCAMA_CAL_SHIFT 8 | |
2847 | #define PMIC_RG_VCAMA_VOSEL_MASK 0x3 | |
2848 | #define PMIC_RG_VCAMA_VOSEL_SHIFT 6 | |
2849 | #define PMIC_RG_VCAMA_NDIS_EN_MASK 0x1 | |
2850 | #define PMIC_RG_VCAMA_NDIS_EN_SHIFT 4 | |
2851 | #define PMIC_RG_VCAMA_FBSEL_MASK 0x3 | |
2852 | #define PMIC_RG_VCAMA_FBSEL_SHIFT 0 | |
2853 | #define PMIC_RG_ALDO_RESERVE_1_MASK 0x1 | |
2854 | #define PMIC_RG_ALDO_RESERVE_1_SHIFT 15 | |
2855 | #define PMIC_RG_ALDO_RESERVE_2_MASK 0x1 | |
2856 | #define PMIC_RG_ALDO_RESERVE_2_SHIFT 13 | |
2857 | #define PMIC_ANALDO_RSV0_MASK 0xF | |
2858 | #define PMIC_ANALDO_RSV0_SHIFT 8 | |
2859 | #define PMIC_ANALDO_RSV1_MASK 0xFF | |
2860 | #define PMIC_ANALDO_RSV1_SHIFT 0 | |
2861 | #define PMIC_QI_VIO28_EN_MASK 0x1 | |
2862 | #define PMIC_QI_VIO28_EN_SHIFT 15 | |
2863 | #define PMIC_VIO28_EN_MASK 0x1 | |
2864 | #define PMIC_VIO28_EN_SHIFT 14 | |
2865 | #define PMIC_RG_VIO28_STBTD_MASK 0x3 | |
2866 | #define PMIC_RG_VIO28_STBTD_SHIFT 12 | |
2867 | #define PMIC_QI_VIO28_MODE_MASK 0x1 | |
2868 | #define PMIC_QI_VIO28_MODE_SHIFT 7 | |
2869 | #define PMIC_VIO28_SRCLK_MODE_SEL_MASK 0x3 | |
2870 | #define PMIC_VIO28_SRCLK_MODE_SEL_SHIFT 4 | |
2871 | #define PMIC_RG_VIO28_OCFB_EN_MASK 0x1 | |
2872 | #define PMIC_RG_VIO28_OCFB_EN_SHIFT 2 | |
2873 | #define PMIC_VIO28_LP_MODE_SET_MASK 0x1 | |
2874 | #define PMIC_VIO28_LP_MODE_SET_SHIFT 1 | |
2875 | #define PMIC_VIO28_LP_SEL_MASK 0x1 | |
2876 | #define PMIC_VIO28_LP_SEL_SHIFT 0 | |
2877 | #define PMIC_QI_VUSB_EN_MASK 0x1 | |
2878 | #define PMIC_QI_VUSB_EN_SHIFT 15 | |
2879 | #define PMIC_RG_VUSB_EN_MASK 0x1 | |
2880 | #define PMIC_RG_VUSB_EN_SHIFT 14 | |
2881 | #define PMIC_RG_VUSB_STBTD_MASK 0x3 | |
2882 | #define PMIC_RG_VUSB_STBTD_SHIFT 12 | |
2883 | #define PMIC_QI_VUSB_MODE_MASK 0x1 | |
2884 | #define PMIC_QI_VUSB_MODE_SHIFT 7 | |
2885 | #define PMIC_VUSB_SRCLK_MODE_SEL_MASK 0x3 | |
2886 | #define PMIC_VUSB_SRCLK_MODE_SEL_SHIFT 4 | |
2887 | #define PMIC_RG_VUSB_OCFB_EN_MASK 0x1 | |
2888 | #define PMIC_RG_VUSB_OCFB_EN_SHIFT 2 | |
2889 | #define PMIC_VUSB_LP_MODE_SET_MASK 0x1 | |
2890 | #define PMIC_VUSB_LP_MODE_SET_SHIFT 1 | |
2891 | #define PMIC_VUSB_LP_SEL_MASK 0x1 | |
2892 | #define PMIC_VUSB_LP_SEL_SHIFT 0 | |
2893 | #define PMIC_QI_VMC_EN_MASK 0x1 | |
2894 | #define PMIC_QI_VMC_EN_SHIFT 15 | |
2895 | #define PMIC_RG_VMC_INT_DIS_SEL_MASK 0x3 | |
2896 | #define PMIC_RG_VMC_INT_DIS_SEL_SHIFT 13 | |
2897 | #define PMIC_RG_VMC_EN_MASK 0x1 | |
2898 | #define PMIC_RG_VMC_EN_SHIFT 12 | |
2899 | #define PMIC_RG_VMC_STBTD_MASK 0x3 | |
2900 | #define PMIC_RG_VMC_STBTD_SHIFT 8 | |
2901 | #define PMIC_QI_VMC_MODE_MASK 0x1 | |
2902 | #define PMIC_QI_VMC_MODE_SHIFT 7 | |
2903 | #define PMIC_VMC_SRCLK_MODE_SEL_MASK 0x3 | |
2904 | #define PMIC_VMC_SRCLK_MODE_SEL_SHIFT 4 | |
2905 | #define PMIC_RG_VMC_OCFB_EN_MASK 0x1 | |
2906 | #define PMIC_RG_VMC_OCFB_EN_SHIFT 2 | |
2907 | #define PMIC_VMC_LP_MODE_SET_MASK 0x1 | |
2908 | #define PMIC_VMC_LP_MODE_SET_SHIFT 1 | |
2909 | #define PMIC_VMC_LP_SEL_MASK 0x1 | |
2910 | #define PMIC_VMC_LP_SEL_SHIFT 0 | |
2911 | #define PMIC_QI_VMCH_EN_MASK 0x1 | |
2912 | #define PMIC_QI_VMCH_EN_SHIFT 15 | |
2913 | #define PMIC_RG_VMCH_EN_MASK 0x1 | |
2914 | #define PMIC_RG_VMCH_EN_SHIFT 14 | |
2915 | #define PMIC_RG_VMCH_STBTD_MASK 0x3 | |
2916 | #define PMIC_RG_VMCH_STBTD_SHIFT 12 | |
2917 | #define PMIC_QI_VMCH_MODE_MASK 0x1 | |
2918 | #define PMIC_QI_VMCH_MODE_SHIFT 7 | |
2919 | #define PMIC_VMCH_SRCLK_MODE_SEL_MASK 0x3 | |
2920 | #define PMIC_VMCH_SRCLK_MODE_SEL_SHIFT 4 | |
2921 | #define PMIC_VMCH_LP_MODE_SET_MASK 0x1 | |
2922 | #define PMIC_VMCH_LP_MODE_SET_SHIFT 1 | |
2923 | #define PMIC_VMCH_LP_SEL_MASK 0x1 | |
2924 | #define PMIC_VMCH_LP_SEL_SHIFT 0 | |
2925 | #define PMIC_QI_VEMC_3V3_EN_MASK 0x1 | |
2926 | #define PMIC_QI_VEMC_3V3_EN_SHIFT 15 | |
2927 | #define PMIC_RG_VEMC_3V3_EN_MASK 0x1 | |
2928 | #define PMIC_RG_VEMC_3V3_EN_SHIFT 14 | |
2929 | #define PMIC_RG_VEMC_3V3_STBTD_MASK 0x3 | |
2930 | #define PMIC_RG_VEMC_3V3_STBTD_SHIFT 12 | |
2931 | #define PMIC_QI_VEMC_3V3_MODE_MASK 0x1 | |
2932 | #define PMIC_QI_VEMC_3V3_MODE_SHIFT 7 | |
2933 | #define PMIC_VEMC_3V3_SRCLK_MODE_SEL_MASK 0x3 | |
2934 | #define PMIC_VEMC_3V3_SRCLK_MODE_SEL_SHIFT 4 | |
2935 | #define PMIC_RG_VEMC_3V3_OCFB_EN_MASK 0x1 | |
2936 | #define PMIC_RG_VEMC_3V3_OCFB_EN_SHIFT 2 | |
2937 | #define PMIC_VEMC_3V3_LP_MODE_SET_MASK 0x1 | |
2938 | #define PMIC_VEMC_3V3_LP_MODE_SET_SHIFT 1 | |
2939 | #define PMIC_VEMC_3V3_LP_SEL_MASK 0x1 | |
2940 | #define PMIC_VEMC_3V3_LP_SEL_SHIFT 0 | |
2941 | #define PMIC_RG_VCAMD_SW_EN_MASK 0x1 | |
2942 | #define PMIC_RG_VCAMD_SW_EN_SHIFT 15 | |
2943 | #define PMIC_RG_VCAMD_STBTD_MASK 0x3 | |
2944 | #define PMIC_RG_VCAMD_STBTD_SHIFT 12 | |
2945 | #define PMIC_QI_VCAMD_MODE_MASK 0x1 | |
2946 | #define PMIC_QI_VCAMD_MODE_SHIFT 7 | |
2947 | #define PMIC_VCAMD_SRCLK_MODE_SEL_MASK 0x3 | |
2948 | #define PMIC_VCAMD_SRCLK_MODE_SEL_SHIFT 5 | |
2949 | #define PMIC_RG_VCAMD_OCFB_EN_MASK 0x1 | |
2950 | #define PMIC_RG_VCAMD_OCFB_EN_SHIFT 2 | |
2951 | #define PMIC_VCAMD_LP_MODE_SET_MASK 0x1 | |
2952 | #define PMIC_VCAMD_LP_MODE_SET_SHIFT 1 | |
2953 | #define PMIC_VCAMD_LP_SEL_MASK 0x1 | |
2954 | #define PMIC_VCAMD_LP_SEL_SHIFT 0 | |
2955 | #define PMIC_RG_VCAMIO_SW_EN_MASK 0x1 | |
2956 | #define PMIC_RG_VCAMIO_SW_EN_SHIFT 15 | |
2957 | #define PMIC_RG_VCAMIO_STBTD_MASK 0x3 | |
2958 | #define PMIC_RG_VCAMIO_STBTD_SHIFT 12 | |
2959 | #define PMIC_QI_VCAMIO_MODE_MASK 0x1 | |
2960 | #define PMIC_QI_VCAMIO_MODE_SHIFT 7 | |
2961 | #define PMIC_VCAMIO_SRCLK_MODE_SEL_MASK 0x3 | |
2962 | #define PMIC_VCAMIO_SRCLK_MODE_SEL_SHIFT 5 | |
2963 | #define PMIC_RG_VCAMIO_OCFB_EN_MASK 0x1 | |
2964 | #define PMIC_RG_VCAMIO_OCFB_EN_SHIFT 2 | |
2965 | #define PMIC_VCAMIO_LP_MODE_SET_MASK 0x1 | |
2966 | #define PMIC_VCAMIO_LP_MODE_SET_SHIFT 1 | |
2967 | #define PMIC_VCAMIO_LP_SEL_MASK 0x1 | |
2968 | #define PMIC_VCAMIO_LP_SEL_SHIFT 0 | |
2969 | #define PMIC_RG_VCAMAF_SW_EN_MASK 0x1 | |
2970 | #define PMIC_RG_VCAMAF_SW_EN_SHIFT 15 | |
2971 | #define PMIC_RG_VCAMAF_STBTD_MASK 0x3 | |
2972 | #define PMIC_RG_VCAMAF_STBTD_SHIFT 12 | |
2973 | #define PMIC_QI_VCAMAF_MODE_MASK 0x1 | |
2974 | #define PMIC_QI_VCAMAF_MODE_SHIFT 7 | |
2975 | #define PMIC_VCAMAF_SRCLK_MODE_SEL_MASK 0x3 | |
2976 | #define PMIC_VCAMAF_SRCLK_MODE_SEL_SHIFT 5 | |
2977 | #define PMIC_RG_VCAMAF_OCFB_EN_MASK 0x1 | |
2978 | #define PMIC_RG_VCAMAF_OCFB_EN_SHIFT 2 | |
2979 | #define PMIC_VCAMAF_LP_MODE_SET_MASK 0x1 | |
2980 | #define PMIC_VCAMAF_LP_MODE_SET_SHIFT 1 | |
2981 | #define PMIC_VCAMAF_LP_SEL_MASK 0x1 | |
2982 | #define PMIC_VCAMAF_LP_SEL_SHIFT 0 | |
2983 | #define PMIC_RG_VGP4_SW_EN_MASK 0x1 | |
2984 | #define PMIC_RG_VGP4_SW_EN_SHIFT 15 | |
2985 | #define PMIC_RG_VGP4_STBTD_MASK 0x3 | |
2986 | #define PMIC_RG_VGP4_STBTD_SHIFT 12 | |
2987 | #define PMIC_QI_VGP4_MODE_MASK 0x1 | |
2988 | #define PMIC_QI_VGP4_MODE_SHIFT 7 | |
2989 | #define PMIC_VGP4_SRCLK_MODE_SEL_MASK 0x3 | |
2990 | #define PMIC_VGP4_SRCLK_MODE_SEL_SHIFT 5 | |
2991 | #define PMIC_RG_VGP4_OCFB_EN_MASK 0x1 | |
2992 | #define PMIC_RG_VGP4_OCFB_EN_SHIFT 2 | |
2993 | #define PMIC_VGP4_LP_MODE_SET_MASK 0x1 | |
2994 | #define PMIC_VGP4_LP_MODE_SET_SHIFT 1 | |
2995 | #define PMIC_VGP4_LP_SEL_MASK 0x1 | |
2996 | #define PMIC_VGP4_LP_SEL_SHIFT 0 | |
2997 | #define PMIC_RG_VGP5_SW_EN_MASK 0x1 | |
2998 | #define PMIC_RG_VGP5_SW_EN_SHIFT 15 | |
2999 | #define PMIC_RG_VGP5_STBTD_MASK 0x3 | |
3000 | #define PMIC_RG_VGP5_STBTD_SHIFT 12 | |
3001 | #define PMIC_QI_VGP5_MODE_MASK 0x1 | |
3002 | #define PMIC_QI_VGP5_MODE_SHIFT 7 | |
3003 | #define PMIC_VGP5_SRCLK_MODE_SEL_MASK 0x3 | |
3004 | #define PMIC_VGP5_SRCLK_MODE_SEL_SHIFT 5 | |
3005 | #define PMIC_RG_VGP5_OCFB_EN_MASK 0x1 | |
3006 | #define PMIC_RG_VGP5_OCFB_EN_SHIFT 2 | |
3007 | #define PMIC_VGP5_LP_MODE_SET_MASK 0x1 | |
3008 | #define PMIC_VGP5_LP_MODE_SET_SHIFT 1 | |
3009 | #define PMIC_VGP5_LP_SEL_MASK 0x1 | |
3010 | #define PMIC_VGP5_LP_SEL_SHIFT 0 | |
3011 | #define PMIC_RG_VGP6_SW_EN_MASK 0x1 | |
3012 | #define PMIC_RG_VGP6_SW_EN_SHIFT 15 | |
3013 | #define PMIC_RG_VGP6_STBTD_MASK 0x3 | |
3014 | #define PMIC_RG_VGP6_STBTD_SHIFT 12 | |
3015 | #define PMIC_QI_VGP6_MODE_MASK 0x1 | |
3016 | #define PMIC_QI_VGP6_MODE_SHIFT 7 | |
3017 | #define PMIC_VGP6_SRCLK_MODE_SEL_MASK 0x3 | |
3018 | #define PMIC_VGP6_SRCLK_MODE_SEL_SHIFT 5 | |
3019 | #define PMIC_RG_VGP6_OCFB_EN_MASK 0x1 | |
3020 | #define PMIC_RG_VGP6_OCFB_EN_SHIFT 2 | |
3021 | #define PMIC_VGP6_LP_MODE_SET_MASK 0x1 | |
3022 | #define PMIC_VGP6_LP_MODE_SET_SHIFT 1 | |
3023 | #define PMIC_VGP6_LP_SEL_MASK 0x1 | |
3024 | #define PMIC_VGP6_LP_SEL_SHIFT 0 | |
3025 | #define PMIC_RG_VIBR_MID_STATE_MASK 0x3 | |
3026 | #define PMIC_RG_VIBR_MID_STATE_SHIFT 14 | |
3027 | #define PMIC_RG_VIBR_MST_TIME_MASK 0x3 | |
3028 | #define PMIC_RG_VIBR_MST_TIME_SHIFT 6 | |
3029 | #define PMIC_RG_VIBR_SW_MODE_MASK 0x1 | |
3030 | #define PMIC_RG_VIBR_SW_MODE_SHIFT 5 | |
3031 | #define PMIC_RG_VIBR_FR_ORI_MASK 0x3 | |
3032 | #define PMIC_RG_VIBR_FR_ORI_SHIFT 3 | |
3033 | #define PMIC_QI_VRTC_EN_MASK 0x1 | |
3034 | #define PMIC_QI_VRTC_EN_SHIFT 15 | |
3035 | #define PMIC_VRTC_EN_MASK 0x1 | |
3036 | #define PMIC_VRTC_EN_SHIFT 8 | |
3037 | #define PMIC_RG_VIO28_BIST_EN_MASK 0x1 | |
3038 | #define PMIC_RG_VIO28_BIST_EN_SHIFT 15 | |
3039 | #define PMIC_RG_VMCH_BIST_EN_MASK 0x1 | |
3040 | #define PMIC_RG_VMCH_BIST_EN_SHIFT 14 | |
3041 | #define PMIC_RG_VRTC_BIST_EN_MASK 0x1 | |
3042 | #define PMIC_RG_VRTC_BIST_EN_SHIFT 13 | |
3043 | #define PMIC_QI_VIO28_OC_STATUS_MASK 0x1 | |
3044 | #define PMIC_QI_VIO28_OC_STATUS_SHIFT 15 | |
3045 | #define PMIC_QI_VUSB_OC_STATUS_MASK 0x1 | |
3046 | #define PMIC_QI_VUSB_OC_STATUS_SHIFT 14 | |
3047 | #define PMIC_QI_VMC_OC_STATUS_MASK 0x1 | |
3048 | #define PMIC_QI_VMC_OC_STATUS_SHIFT 13 | |
3049 | #define PMIC_QI_VMCH_OC_STATUS_MASK 0x1 | |
3050 | #define PMIC_QI_VMCH_OC_STATUS_SHIFT 12 | |
3051 | #define PMIC_QI_VEMC_3V3_OC_STATUS_MASK 0x1 | |
3052 | #define PMIC_QI_VEMC_3V3_OC_STATUS_SHIFT 11 | |
3053 | #define PMIC_QI_VCAMD_OC_STATUS_MASK 0x1 | |
3054 | #define PMIC_QI_VCAMD_OC_STATUS_SHIFT 10 | |
3055 | #define PMIC_QI_VCAMIO_OC_STATUS_MASK 0x1 | |
3056 | #define PMIC_QI_VCAMIO_OC_STATUS_SHIFT 9 | |
3057 | #define PMIC_QI_VCAMAF_OC_STATUS_MASK 0x1 | |
3058 | #define PMIC_QI_VCAMAF_OC_STATUS_SHIFT 8 | |
3059 | #define PMIC_QI_VGP4_OC_STATUS_MASK 0x1 | |
3060 | #define PMIC_QI_VGP4_OC_STATUS_SHIFT 7 | |
3061 | #define PMIC_QI_VGP5_OC_STATUS_MASK 0x1 | |
3062 | #define PMIC_QI_VGP5_OC_STATUS_SHIFT 6 | |
3063 | #define PMIC_QI_VGP6_OC_STATUS_MASK 0x1 | |
3064 | #define PMIC_QI_VGP6_OC_STATUS_SHIFT 5 | |
3065 | #define PMIC_QI_VIBR_OC_STATUS_MASK 0x1 | |
3066 | #define PMIC_QI_VIBR_OC_STATUS_SHIFT 4 | |
3067 | #define PMIC_RG_VIO28_CAL_MASK 0xF | |
3068 | #define PMIC_RG_VIO28_CAL_SHIFT 8 | |
3069 | #define PMIC_RG_VIO28_NDIS_EN_MASK 0x1 | |
3070 | #define PMIC_RG_VIO28_NDIS_EN_SHIFT 4 | |
3071 | #define PMIC_RG_VUSB_CAL_MASK 0xF | |
3072 | #define PMIC_RG_VUSB_CAL_SHIFT 8 | |
3073 | #define PMIC_RG_VUSB_STB_SEL_MASK 0x1 | |
3074 | #define PMIC_RG_VUSB_STB_SEL_SHIFT 5 | |
3075 | #define PMIC_RG_VUSB_NDIS_EN_MASK 0x1 | |
3076 | #define PMIC_RG_VUSB_NDIS_EN_SHIFT 4 | |
3077 | #define PMIC_RG_VMCH_CAL_MASK 0xF | |
3078 | #define PMIC_RG_VMCH_CAL_SHIFT 8 | |
3079 | #define PMIC_RG_VMCH_VOSEL_MASK 0x1 | |
3080 | #define PMIC_RG_VMCH_VOSEL_SHIFT 7 | |
3081 | #define PMIC_RG_VMCH_STB_SEL_MASK 0x1 | |
3082 | #define PMIC_RG_VMCH_STB_SEL_SHIFT 6 | |
3083 | #define PMIC_RG_VMCH_DB_EN_MASK 0x1 | |
3084 | #define PMIC_RG_VMCH_DB_EN_SHIFT 4 | |
3085 | #define PMIC_RG_VMCH_OCFB_MASK 0x1 | |
3086 | #define PMIC_RG_VMCH_OCFB_SHIFT 2 | |
3087 | #define PMIC_RG_VMCH_NDIS_EN_MASK 0x1 | |
3088 | #define PMIC_RG_VMCH_NDIS_EN_SHIFT 0 | |
3089 | #define PMIC_RG_VEMC_3V3_CAL_MASK 0xF | |
3090 | #define PMIC_RG_VEMC_3V3_CAL_SHIFT 5 | |
3091 | #define PMIC_RG_VEMC_3V3_VOSEL_MASK 0x1 | |
3092 | #define PMIC_RG_VEMC_3V3_VOSEL_SHIFT 4 | |
3093 | #define PMIC_RG_VEMC_3V3_STB_CAL_MASK 0x3 | |
3094 | #define PMIC_RG_VEMC_3V3_STB_CAL_SHIFT 2 | |
3095 | #define PMIC_RG_VEMC_3V3_DL_EN_MASK 0x1 | |
3096 | #define PMIC_RG_VEMC_3V3_DL_EN_SHIFT 1 | |
3097 | #define PMIC_RG_VEMC_3V3_NDIS_EN_MASK 0x1 | |
3098 | #define PMIC_RG_VEMC_3V3_NDIS_EN_SHIFT 0 | |
3099 | #define PMIC_RG_VCAMD_CAL_MASK 0xF | |
3100 | #define PMIC_RG_VCAMD_CAL_SHIFT 8 | |
3101 | #define PMIC_RG_VCAMD_VOSEL_MASK 0x7 | |
3102 | #define PMIC_RG_VCAMD_VOSEL_SHIFT 5 | |
3103 | #define PMIC_RG_VCAMD_STB_SEL_MASK 0x1 | |
3104 | #define PMIC_RG_VCAMD_STB_SEL_SHIFT 4 | |
3105 | #define PMIC_RG_VCAMD_NDIS_EN_MASK 0x1 | |
3106 | #define PMIC_RG_VCAMD_NDIS_EN_SHIFT 0 | |
3107 | #define PMIC_RG_VCAMIO_CAL_MASK 0xF | |
3108 | #define PMIC_RG_VCAMIO_CAL_SHIFT 8 | |
3109 | #define PMIC_RG_VCAMIO_VOSEL_MASK 0x7 | |
3110 | #define PMIC_RG_VCAMIO_VOSEL_SHIFT 5 | |
3111 | #define PMIC_RG_VCAMIO_STB_SEL_MASK 0x1 | |
3112 | #define PMIC_RG_VCAMIO_STB_SEL_SHIFT 4 | |
3113 | #define PMIC_RG_VCAMIO_NDIS_EN_MASK 0x1 | |
3114 | #define PMIC_RG_VCAMIO_NDIS_EN_SHIFT 0 | |
3115 | #define PMIC_RG_VCAMAF_CAL_MASK 0xF | |
3116 | #define PMIC_RG_VCAMAF_CAL_SHIFT 8 | |
3117 | #define PMIC_RG_VCAMAF_VOSEL_MASK 0x7 | |
3118 | #define PMIC_RG_VCAMAF_VOSEL_SHIFT 5 | |
3119 | #define PMIC_RG_VCAMAF_STB_SEL_MASK 0x1 | |
3120 | #define PMIC_RG_VCAMAF_STB_SEL_SHIFT 4 | |
3121 | #define PMIC_RG_VCAMAF_NDIS_EN_MASK 0x1 | |
3122 | #define PMIC_RG_VCAMAF_NDIS_EN_SHIFT 0 | |
3123 | #define PMIC_RG_VGP4_CAL_MASK 0xF | |
3124 | #define PMIC_RG_VGP4_CAL_SHIFT 8 | |
3125 | #define PMIC_RG_VGP4_VOSEL_MASK 0x7 | |
3126 | #define PMIC_RG_VGP4_VOSEL_SHIFT 5 | |
3127 | #define PMIC_RG_VGP4_STB_SEL_MASK 0x1 | |
3128 | #define PMIC_RG_VGP4_STB_SEL_SHIFT 4 | |
3129 | #define PMIC_RG_VGP4_NDIS_EN_MASK 0x1 | |
3130 | #define PMIC_RG_VGP4_NDIS_EN_SHIFT 0 | |
3131 | #define PMIC_RG_VGP5_CAL_MASK 0xF | |
3132 | #define PMIC_RG_VGP5_CAL_SHIFT 8 | |
3133 | #define PMIC_RG_VGP5_VOSEL_MASK 0x7 | |
3134 | #define PMIC_RG_VGP5_VOSEL_SHIFT 5 | |
3135 | #define PMIC_RG_VGP5_STB_SEL_MASK 0x1 | |
3136 | #define PMIC_RG_VGP5_STB_SEL_SHIFT 4 | |
3137 | #define PMIC_RG_VGP5_NDIS_EN_INT_MASK 0x1 | |
3138 | #define PMIC_RG_VGP5_NDIS_EN_INT_SHIFT 3 | |
3139 | #define PMIC_RG_VGP5_NDIS_EN_MASK 0x1 | |
3140 | #define PMIC_RG_VGP5_NDIS_EN_SHIFT 0 | |
3141 | #define PMIC_RG_VIBR_EN_MASK 0x1 | |
3142 | #define PMIC_RG_VIBR_EN_SHIFT 15 | |
3143 | #define PMIC_RG_VIBR_STBTD_MASK 0x3 | |
3144 | #define PMIC_RG_VIBR_STBTD_SHIFT 12 | |
3145 | #define PMIC_QI_VIBR_MODE_MASK 0x1 | |
3146 | #define PMIC_QI_VIBR_MODE_SHIFT 7 | |
3147 | #define PMIC_VIBR_SRCLK_MODE_SEL_MASK 0x3 | |
3148 | #define PMIC_VIBR_SRCLK_MODE_SEL_SHIFT 5 | |
3149 | #define PMIC_VIBR_THER_SHEN_EN_MASK 0x1 | |
3150 | #define PMIC_VIBR_THER_SHEN_EN_SHIFT 2 | |
3151 | #define PMIC_VIBR_LP_MODE_SET_MASK 0x1 | |
3152 | #define PMIC_VIBR_LP_MODE_SET_SHIFT 1 | |
3153 | #define PMIC_VIBR_LP_SEL_MASK 0x1 | |
3154 | #define PMIC_VIBR_LP_SEL_SHIFT 0 | |
3155 | #define PMIC_RG_VIBR_VOCAL_MASK 0xF | |
3156 | #define PMIC_RG_VIBR_VOCAL_SHIFT 12 | |
3157 | #define PMIC_RG_VIBR_VOSEL_MASK 0x7 | |
3158 | #define PMIC_RG_VIBR_VOSEL_SHIFT 9 | |
3159 | #define PMIC_RG_VIBR_PWDB_MASK 0x1 | |
3160 | #define PMIC_RG_VIBR_PWDB_SHIFT 6 | |
3161 | #define PMIC_RG_VIBR_DRV_SEL_MASK 0x1 | |
3162 | #define PMIC_RG_VIBR_DRV_SEL_SHIFT 5 | |
3163 | #define PMIC_RG_VIBR_STB_SEL_MASK 0x1 | |
3164 | #define PMIC_RG_VIBR_STB_SEL_SHIFT 4 | |
3165 | #define PMIC_RG_VIBR_NDIS_EN_MASK 0x1 | |
3166 | #define PMIC_RG_VIBR_NDIS_EN_SHIFT 0 | |
3167 | #define PMIC_RG_VRTC_CAL_MASK 0xF | |
3168 | #define PMIC_RG_VRTC_CAL_SHIFT 12 | |
3169 | #define PMIC_RG_VRTC_NDIS_EN_MASK 0x1 | |
3170 | #define PMIC_RG_VRTC_NDIS_EN_SHIFT 0 | |
3171 | #define PMIC_RG_LDO_FT_MASK 0x1 | |
3172 | #define PMIC_RG_LDO_FT_SHIFT 15 | |
3173 | #define PMIC_DIGLDO_RSV0_MASK 0xF | |
3174 | #define PMIC_DIGLDO_RSV0_SHIFT 8 | |
3175 | #define PMIC_DIGLDO_RSV1_MASK 0xFF | |
3176 | #define PMIC_DIGLDO_RSV1_SHIFT 0 | |
3177 | #define PMIC_VCAMD_SRCLK_EN_SEL_MASK 0x3 | |
3178 | #define PMIC_VCAMD_SRCLK_EN_SEL_SHIFT 10 | |
3179 | #define PMIC_VCAMIO_SRCLK_EN_SEL_MASK 0x3 | |
3180 | #define PMIC_VCAMIO_SRCLK_EN_SEL_SHIFT 8 | |
3181 | #define PMIC_VCAMAF_SRCLK_EN_SEL_MASK 0x3 | |
3182 | #define PMIC_VCAMAF_SRCLK_EN_SEL_SHIFT 6 | |
3183 | #define PMIC_VGP4_SRCLK_EN_SEL_MASK 0x3 | |
3184 | #define PMIC_VGP4_SRCLK_EN_SEL_SHIFT 4 | |
3185 | #define PMIC_VGP6_SRCLK_EN_SEL_MASK 0x3 | |
3186 | #define PMIC_VGP6_SRCLK_EN_SEL_SHIFT 2 | |
3187 | #define PMIC_VGP5_SRCLK_EN_SEL_MASK 0x3 | |
3188 | #define PMIC_VGP5_SRCLK_EN_SEL_SHIFT 0 | |
3189 | #define PMIC_RG_VMC_CAL_MASK 0xF | |
3190 | #define PMIC_RG_VMC_CAL_SHIFT 8 | |
3191 | #define PMIC_RG_VMC_STB_CAL_MASK 0x1 | |
3192 | #define PMIC_RG_VMC_STB_CAL_SHIFT 6 | |
3193 | #define PMIC_RG_VMC_VOSEL_MASK 0x1 | |
3194 | #define PMIC_RG_VMC_VOSEL_SHIFT 4 | |
3195 | #define PMIC_RG_VMC_NDIS_EN_MASK 0x1 | |
3196 | #define PMIC_RG_VMC_NDIS_EN_SHIFT 0 | |
3197 | #define PMIC_VCAMD_ON_CTRL_MASK 0x1 | |
3198 | #define PMIC_VCAMD_ON_CTRL_SHIFT 15 | |
3199 | #define PMIC_VCAMIO_ON_CTRL_MASK 0x1 | |
3200 | #define PMIC_VCAMIO_ON_CTRL_SHIFT 14 | |
3201 | #define PMIC_VCAMAF_ON_CTRL_MASK 0x1 | |
3202 | #define PMIC_VCAMAF_ON_CTRL_SHIFT 13 | |
3203 | #define PMIC_VGP4_ON_CTRL_MASK 0x1 | |
3204 | #define PMIC_VGP4_ON_CTRL_SHIFT 12 | |
3205 | #define PMIC_VGP5_ON_CTRL_MASK 0x1 | |
3206 | #define PMIC_VGP5_ON_CTRL_SHIFT 11 | |
3207 | #define PMIC_VGP6_ON_CTRL_MASK 0x1 | |
3208 | #define PMIC_VGP6_ON_CTRL_SHIFT 10 | |
3209 | #define PMIC_VIBR_ON_CTRL_MASK 0x1 | |
3210 | #define PMIC_VIBR_ON_CTRL_SHIFT 7 | |
3211 | #define PMIC_VIBR_SRCLK_EN_SEL_MASK 0x3 | |
3212 | #define PMIC_VIBR_SRCLK_EN_SEL_SHIFT 0 | |
3213 | #define PMIC_RG_STB_SEL_MASK 0x1 | |
3214 | #define PMIC_RG_STB_SEL_SHIFT 15 | |
3215 | #define PMIC_RG_OCFB_TDSEL_MASK 0x3 | |
3216 | #define PMIC_RG_OCFB_TDSEL_SHIFT 2 | |
3217 | #define PMIC_RG_36US_STBTD_MASK 0x3 | |
3218 | #define PMIC_RG_36US_STBTD_SHIFT 0 | |
3219 | #define PMIC_RG_RSV_STB_SEL_MASK 0xFFF | |
3220 | #define PMIC_RG_RSV_STB_SEL_SHIFT 4 | |
3221 | #define PMIC_RG_RSV_LDO1_MASK 0x3 | |
3222 | #define PMIC_RG_RSV_LDO1_SHIFT 2 | |
3223 | #define PMIC_RG_RSV_LDO2_MASK 0x3 | |
3224 | #define PMIC_RG_RSV_LDO2_SHIFT 0 | |
3225 | #define PMIC_RG_VGP6_CAL_MASK 0xF | |
3226 | #define PMIC_RG_VGP6_CAL_SHIFT 8 | |
3227 | #define PMIC_RG_VGP6_VOSEL_MASK 0x7 | |
3228 | #define PMIC_RG_VGP6_VOSEL_SHIFT 5 | |
3229 | #define PMIC_RG_VGP6_STB_SEL_MASK 0x1 | |
3230 | #define PMIC_RG_VGP6_STB_SEL_SHIFT 4 | |
3231 | #define PMIC_RG_VGP6_NDIS_EN_MASK 0x1 | |
3232 | #define PMIC_RG_VGP6_NDIS_EN_SHIFT 0 | |
3233 | #define PMIC_RG_THRDET_SEL_MASK 0x1 | |
3234 | #define PMIC_RG_THRDET_SEL_SHIFT 6 | |
3235 | #define PMIC_THR_HWPDN_EN_MASK 0x1 | |
3236 | #define PMIC_THR_HWPDN_EN_SHIFT 5 | |
3237 | #define PMIC_RG_STRUP_THR_SEL_MASK 0x3 | |
3238 | #define PMIC_RG_STRUP_THR_SEL_SHIFT 3 | |
3239 | #define PMIC_RG_THR_TMODE_MASK 0x1 | |
3240 | #define PMIC_RG_THR_TMODE_SHIFT 1 | |
3241 | #define PMIC_THR_DET_DIS_MASK 0x1 | |
3242 | #define PMIC_THR_DET_DIS_SHIFT 0 | |
3243 | #define PMIC_RG_VREF_BG_MASK 0x7 | |
3244 | #define PMIC_RG_VREF_BG_SHIFT 12 | |
3245 | #define PMIC_RG_STRUP_IREF_TRIM_MASK 0x1F | |
3246 | #define PMIC_RG_STRUP_IREF_TRIM_SHIFT 4 | |
3247 | #define PMIC_RG_RST_DRVSEL_MASK 0x1 | |
3248 | #define PMIC_RG_RST_DRVSEL_SHIFT 3 | |
3249 | #define PMIC_RG_EN_DRVSEL_MASK 0x1 | |
3250 | #define PMIC_RG_EN_DRVSEL_SHIFT 2 | |
3251 | #define PMIC_RG_USBDL_KEYDET_EN_MASK 0x1 | |
3252 | #define PMIC_RG_USBDL_KEYDET_EN_SHIFT 1 | |
3253 | #define PMIC_RG_USBDL_EN_MASK 0x1 | |
3254 | #define PMIC_RG_USBDL_EN_SHIFT 0 | |
3255 | #define PMIC_RG_PMU_LEV_UNGATE_MASK 0x1 | |
3256 | #define PMIC_RG_PMU_LEV_UNGATE_SHIFT 4 | |
3257 | #define PMIC_RG_PMU_RSV_MASK 0xF | |
3258 | #define PMIC_RG_PMU_RSV_SHIFT 0 | |
3259 | #define PMIC_PMU_THR_STATUS_MASK 0x7 | |
3260 | #define PMIC_PMU_THR_STATUS_SHIFT 8 | |
3261 | #define PMIC_PMU_THR_DEB_MASK 0x7 | |
3262 | #define PMIC_PMU_THR_DEB_SHIFT 4 | |
3263 | #define PMIC_THR_TEST_MASK 0x3 | |
3264 | #define PMIC_THR_TEST_SHIFT 0 | |
3265 | #define PMIC_STRUP_DIG_IO28_PG_FORCE_MASK 0x1 | |
3266 | #define PMIC_STRUP_DIG_IO28_PG_FORCE_SHIFT 15 | |
3267 | #define PMIC_STRUP_DIG_IO_PG_FORCE_MASK 0x1 | |
3268 | #define PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT 14 | |
3269 | #define PMIC_RTC_XOSC32_ENB_SEL_MASK 0x1 | |
3270 | #define PMIC_RTC_XOSC32_ENB_SEL_SHIFT 13 | |
3271 | #define PMIC_RTC_XOSC32_ENB_SW_MASK 0x1 | |
3272 | #define PMIC_RTC_XOSC32_ENB_SW_SHIFT 12 | |
3273 | #define PMIC_BIAS_GEN_EN_SEL_MASK 0x1 | |
3274 | #define PMIC_BIAS_GEN_EN_SEL_SHIFT 11 | |
3275 | #define PMIC_BIAS_GEN_EN_MASK 0x1 | |
3276 | #define PMIC_BIAS_GEN_EN_SHIFT 10 | |
3277 | #define PMIC_STRUP_PWRON_SEL_MASK 0x1 | |
3278 | #define PMIC_STRUP_PWRON_SEL_SHIFT 9 | |
3279 | #define PMIC_STRUP_PWRON_MASK 0x1 | |
3280 | #define PMIC_STRUP_PWRON_SHIFT 8 | |
3281 | #define PMIC_BIAS_GEN_EN_FORCE_MASK 0x1 | |
3282 | #define PMIC_BIAS_GEN_EN_FORCE_SHIFT 7 | |
3283 | #define PMIC_STRUP_PWRON_FORCE_MASK 0x1 | |
3284 | #define PMIC_STRUP_PWRON_FORCE_SHIFT 6 | |
3285 | #define PMIC_STRUP_FT_CTRL_MASK 0x3 | |
3286 | #define PMIC_STRUP_FT_CTRL_SHIFT 4 | |
3287 | #define PMIC_PWRBB_DEB_EN_MASK 0x1 | |
3288 | #define PMIC_PWRBB_DEB_EN_SHIFT 1 | |
3289 | #define PMIC_DDUVLO_DEB_EN_MASK 0x1 | |
3290 | #define PMIC_DDUVLO_DEB_EN_SHIFT 0 | |
3291 | #define PMIC_VSRMCA15_PG_ENB_MASK 0x1 | |
3292 | #define PMIC_VSRMCA15_PG_ENB_SHIFT 12 | |
3293 | #define PMIC_VPCA15_PG_ENB_MASK 0x1 | |
3294 | #define PMIC_VPCA15_PG_ENB_SHIFT 11 | |
3295 | #define PMIC_VMCH_PG_ENB_MASK 0x1 | |
3296 | #define PMIC_VMCH_PG_ENB_SHIFT 10 | |
3297 | #define PMIC_VMC_PG_ENB_MASK 0x1 | |
3298 | #define PMIC_VMC_PG_ENB_SHIFT 9 | |
3299 | #define PMIC_VEMC_PG_ENB_MASK 0x1 | |
3300 | #define PMIC_VEMC_PG_ENB_SHIFT 8 | |
3301 | #define PMIC_VTCXO_PG_ENB_MASK 0x1 | |
3302 | #define PMIC_VTCXO_PG_ENB_SHIFT 7 | |
3303 | #define PMIC_VIO28_PG_ENB_MASK 0x1 | |
3304 | #define PMIC_VIO28_PG_ENB_SHIFT 6 | |
3305 | #define PMIC_VA28_PG_ENB_MASK 0x1 | |
3306 | #define PMIC_VA28_PG_ENB_SHIFT 5 | |
3307 | #define PMIC_VIO18_PG_ENB_MASK 0x1 | |
3308 | #define PMIC_VIO18_PG_ENB_SHIFT 4 | |
3309 | #define PMIC_VDRM_PG_ENB_MASK 0x1 | |
3310 | #define PMIC_VDRM_PG_ENB_SHIFT 3 | |
3311 | #define PMIC_VCORE_PG_ENB_MASK 0x1 | |
3312 | #define PMIC_VCORE_PG_ENB_SHIFT 2 | |
3313 | #define PMIC_VSRMCA7_PG_ENB_MASK 0x1 | |
3314 | #define PMIC_VSRMCA7_PG_ENB_SHIFT 1 | |
3315 | #define PMIC_VPCA7_PG_ENB_MASK 0x1 | |
3316 | #define PMIC_VPCA7_PG_ENB_SHIFT 0 | |
3317 | #define PMIC_QI_OSC_EN_MASK 0x1 | |
3318 | #define PMIC_QI_OSC_EN_SHIFT 15 | |
3319 | #define PMIC_JUST_PWRKEY_RST_MASK 0x1 | |
3320 | #define PMIC_JUST_PWRKEY_RST_SHIFT 14 | |
3321 | #define PMIC_VSRMCA15_PG_H2L_EN_MASK 0x1 | |
3322 | #define PMIC_VSRMCA15_PG_H2L_EN_SHIFT 12 | |
3323 | #define PMIC_VPCA15_PG_H2L_EN_MASK 0x1 | |
3324 | #define PMIC_VPCA15_PG_H2L_EN_SHIFT 11 | |
3325 | #define PMIC_VCORE_PG_H2L_EN_MASK 0x1 | |
3326 | #define PMIC_VCORE_PG_H2L_EN_SHIFT 10 | |
3327 | #define PMIC_VSRMCA7_PG_H2L_EN_MASK 0x1 | |
3328 | #define PMIC_VSRMCA7_PG_H2L_EN_SHIFT 9 | |
3329 | #define PMIC_VPCA7_PG_H2L_EN_MASK 0x1 | |
3330 | #define PMIC_VPCA7_PG_H2L_EN_SHIFT 8 | |
3331 | #define PMIC_UVLO_L2H_DEB_EN_MASK 0x1 | |
3332 | #define PMIC_UVLO_L2H_DEB_EN_SHIFT 5 | |
3333 | #define PMIC_CLR_JUST_RST_MASK 0x1 | |
3334 | #define PMIC_CLR_JUST_RST_SHIFT 4 | |
3335 | #define PMIC_STRUP_CON8_RSV0_MASK 0xFF | |
3336 | #define PMIC_STRUP_CON8_RSV0_SHIFT 8 | |
3337 | #define PMIC_STRUP_EXT_PMIC_SEL_MASK 0x1 | |
3338 | #define PMIC_STRUP_EXT_PMIC_SEL_SHIFT 5 | |
3339 | #define PMIC_STRUP_EXT_PMIC_EN_MASK 0x1 | |
3340 | #define PMIC_STRUP_EXT_PMIC_EN_SHIFT 4 | |
3341 | #define PMIC_STRUP_AUXADC_RSTB_SEL_MASK 0x1 | |
3342 | #define PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT 6 | |
3343 | #define PMIC_STRUP_AUXADC_START_SEL_MASK 0x1 | |
3344 | #define PMIC_STRUP_AUXADC_START_SEL_SHIFT 5 | |
3345 | #define PMIC_STRUP_AUXADC_RSTB_SW_MASK 0x1 | |
3346 | #define PMIC_STRUP_AUXADC_RSTB_SW_SHIFT 4 | |
3347 | #define PMIC_STRUP_AUXADC_START_SW_MASK 0x1 | |
3348 | #define PMIC_STRUP_AUXADC_START_SW_SHIFT 3 | |
3349 | #define PMIC_STRUP_AUXADC_EN_SEL_MASK 0x7 | |
3350 | #define PMIC_STRUP_AUXADC_EN_SEL_SHIFT 0 | |
3351 | #define PMIC_STRUP_PWROFF_PREOFF_EN_MASK 0x1 | |
3352 | #define PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT 1 | |
3353 | #define PMIC_STRUP_PWROFF_SEQ_EN_MASK 0x1 | |
3354 | #define PMIC_STRUP_PWROFF_SEQ_EN_SHIFT 0 | |
3355 | #define PMIC_RG_ADC_RDY_C0_MASK 0x1 | |
3356 | #define PMIC_RG_ADC_RDY_C0_SHIFT 15 | |
3357 | #define PMIC_RG_ADC_OUT_C0_MASK 0x3FF | |
3358 | #define PMIC_RG_ADC_OUT_C0_SHIFT 0 | |
3359 | #define PMIC_RG_ADC_RDY_C1_MASK 0x1 | |
3360 | #define PMIC_RG_ADC_RDY_C1_SHIFT 15 | |
3361 | #define PMIC_RG_ADC_OUT_C1_MASK 0x3FF | |
3362 | #define PMIC_RG_ADC_OUT_C1_SHIFT 0 | |
3363 | #define PMIC_RG_ADC_RDY_C2_MASK 0x1 | |
3364 | #define PMIC_RG_ADC_RDY_C2_SHIFT 15 | |
3365 | #define PMIC_RG_ADC_OUT_C2_MASK 0x3FF | |
3366 | #define PMIC_RG_ADC_OUT_C2_SHIFT 0 | |
3367 | #define PMIC_RG_ADC_RDY_C3_MASK 0x1 | |
3368 | #define PMIC_RG_ADC_RDY_C3_SHIFT 15 | |
3369 | #define PMIC_RG_ADC_OUT_C3_MASK 0x3FF | |
3370 | #define PMIC_RG_ADC_OUT_C3_SHIFT 0 | |
3371 | #define PMIC_RG_ADC_RDY_C4_MASK 0x1 | |
3372 | #define PMIC_RG_ADC_RDY_C4_SHIFT 15 | |
3373 | #define PMIC_RG_ADC_OUT_C4_MASK 0x3FF | |
3374 | #define PMIC_RG_ADC_OUT_C4_SHIFT 0 | |
3375 | #define PMIC_RG_ADC_RDY_C5_MASK 0x1 | |
3376 | #define PMIC_RG_ADC_RDY_C5_SHIFT 15 | |
3377 | #define PMIC_RG_ADC_OUT_C5_MASK 0x3FF | |
3378 | #define PMIC_RG_ADC_OUT_C5_SHIFT 0 | |
3379 | #define PMIC_RG_ADC_RDY_C6_MASK 0x1 | |
3380 | #define PMIC_RG_ADC_RDY_C6_SHIFT 15 | |
3381 | #define PMIC_RG_ADC_OUT_C6_MASK 0x3FF | |
3382 | #define PMIC_RG_ADC_OUT_C6_SHIFT 0 | |
3383 | #define PMIC_RG_ADC_RDY_C7_MASK 0x1 | |
3384 | #define PMIC_RG_ADC_RDY_C7_SHIFT 15 | |
3385 | #define PMIC_RG_ADC_OUT_C7_MASK 0x3FF | |
3386 | #define PMIC_RG_ADC_OUT_C7_SHIFT 0 | |
3387 | #define PMIC_RG_ADC_RDY_WAKEUP_PCHR_MASK 0x1 | |
3388 | #define PMIC_RG_ADC_RDY_WAKEUP_PCHR_SHIFT 15 | |
3389 | #define PMIC_RG_ADC_OUT_WAKEUP_PCHR_MASK 0x3FF | |
3390 | #define PMIC_RG_ADC_OUT_WAKEUP_PCHR_SHIFT 0 | |
3391 | #define PMIC_RG_ADC_RDY_WAKEUP_SWCHR_MASK 0x1 | |
3392 | #define PMIC_RG_ADC_RDY_WAKEUP_SWCHR_SHIFT 15 | |
3393 | #define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_MASK 0x3FF | |
3394 | #define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_SHIFT 0 | |
3395 | #define PMIC_RG_ADC_RDY_LBAT_MASK 0x1 | |
3396 | #define PMIC_RG_ADC_RDY_LBAT_SHIFT 15 | |
3397 | #define PMIC_RG_ADC_OUT_LBAT_MASK 0x3FF | |
3398 | #define PMIC_RG_ADC_OUT_LBAT_SHIFT 0 | |
3399 | #define PMIC_RG_ADC_OUT_C0_TRIM_MASK 0x3FF | |
3400 | #define PMIC_RG_ADC_OUT_C0_TRIM_SHIFT 0 | |
3401 | #define PMIC_RG_ADC_OUT_C1_TRIM_MASK 0x3FF | |
3402 | #define PMIC_RG_ADC_OUT_C1_TRIM_SHIFT 0 | |
3403 | #define PMIC_RG_ADC_OUT_C2_TRIM_MASK 0x3FF | |
3404 | #define PMIC_RG_ADC_OUT_C2_TRIM_SHIFT 0 | |
3405 | #define PMIC_RG_ADC_OUT_C3_TRIM_MASK 0x3FF | |
3406 | #define PMIC_RG_ADC_OUT_C3_TRIM_SHIFT 0 | |
3407 | #define PMIC_RG_ADC_OUT_C4_TRIM_MASK 0x3FF | |
3408 | #define PMIC_RG_ADC_OUT_C4_TRIM_SHIFT 0 | |
3409 | #define PMIC_RG_ADC_OUT_C5_TRIM_MASK 0x3FF | |
3410 | #define PMIC_RG_ADC_OUT_C5_TRIM_SHIFT 0 | |
3411 | #define PMIC_RG_ADC_OUT_C6_TRIM_MASK 0x3FF | |
3412 | #define PMIC_RG_ADC_OUT_C6_TRIM_SHIFT 0 | |
3413 | #define PMIC_RG_ADC_OUT_C7_TRIM_MASK 0x3FF | |
3414 | #define PMIC_RG_ADC_OUT_C7_TRIM_SHIFT 0 | |
3415 | #define PMIC_RG_ADC_OUT_WAKEUP_PCHR_TRIM_MASK 0x3FF | |
3416 | #define PMIC_RG_ADC_OUT_WAKEUP_PCHR_TRIM_SHIFT 0 | |
3417 | #define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_TRIM_MASK 0x3FF | |
3418 | #define PMIC_RG_ADC_OUT_WAKEUP_SWCHR_TRIM_SHIFT 0 | |
3419 | #define PMIC_RG_ADC_OUT_LBAT_TRIM_MASK 0x3FF | |
3420 | #define PMIC_RG_ADC_OUT_LBAT_TRIM_SHIFT 0 | |
3421 | #define PMIC_RG_ADC_OUT_AVG_DECI_MASK 0x1FFF | |
3422 | #define PMIC_RG_ADC_OUT_AVG_DECI_SHIFT 0 | |
3423 | #define PMIC_RG_SPL_NUM_MASK 0x1F | |
3424 | #define PMIC_RG_SPL_NUM_SHIFT 7 | |
3425 | #define PMIC_RG_AVG_NUM_MASK 0x7 | |
3426 | #define PMIC_RG_AVG_NUM_SHIFT 4 | |
3427 | #define PMIC_RG_BUF_PWD_ON_MASK 0x1 | |
3428 | #define PMIC_RG_BUF_PWD_ON_SHIFT 3 | |
3429 | #define PMIC_RG_ADC_PWD_ON_MASK 0x1 | |
3430 | #define PMIC_RG_ADC_PWD_ON_SHIFT 2 | |
3431 | #define PMIC_RG_BUF_PWD_B_MASK 0x1 | |
3432 | #define PMIC_RG_BUF_PWD_B_SHIFT 1 | |
3433 | #define PMIC_RG_ADC_PWD_B_MASK 0x1 | |
3434 | #define PMIC_RG_ADC_PWD_B_SHIFT 0 | |
3435 | #define PMIC_RG_AUXADC_CHSEL_MASK 0xF | |
3436 | #define PMIC_RG_AUXADC_CHSEL_SHIFT 7 | |
3437 | #define PMIC_RG_AUXADC_AUTO_STR_EN_MASK 0x1 | |
3438 | #define PMIC_RG_AUXADC_AUTO_STR_EN_SHIFT 6 | |
3439 | #define PMIC_RG_AUXADC_AUTO_STR_MASK 0x1 | |
3440 | #define PMIC_RG_AUXADC_AUTO_STR_SHIFT 5 | |
3441 | #define PMIC_RG_ADC_TRIM_COMP_MASK 0x1 | |
3442 | #define PMIC_RG_ADC_TRIM_COMP_SHIFT 2 | |
3443 | #define PMIC_RG_AUXADC_BIST_ENB_MASK 0x1 | |
3444 | #define PMIC_RG_AUXADC_BIST_ENB_SHIFT 1 | |
3445 | #define PMIC_RG_AUXADC_START_MASK 0x1 | |
3446 | #define PMIC_RG_AUXADC_START_SHIFT 0 | |
3447 | #define PMIC_RG_LBAT_DEBT_MIN_MASK 0xFF | |
3448 | #define PMIC_RG_LBAT_DEBT_MIN_SHIFT 8 | |
3449 | #define PMIC_RG_LBAT_DEBT_MAX_MASK 0xFF | |
3450 | #define PMIC_RG_LBAT_DEBT_MAX_SHIFT 0 | |
3451 | #define PMIC_RG_LBAT_DET_PRD_15_0_MASK 0xFFFF | |
3452 | #define PMIC_RG_LBAT_DET_PRD_15_0_SHIFT 0 | |
3453 | #define PMIC_RG_LBAT_DET_PRD_19_16_MASK 0xF | |
3454 | #define PMIC_RG_LBAT_DET_PRD_19_16_SHIFT 0 | |
3455 | #define PMIC_RG_LBAT_MAX_IRQ_B_MASK 0x1 | |
3456 | #define PMIC_RG_LBAT_MAX_IRQ_B_SHIFT 15 | |
3457 | #define PMIC_RG_LBAT_EN_MAX_MASK 0x1 | |
3458 | #define PMIC_RG_LBAT_EN_MAX_SHIFT 13 | |
3459 | #define PMIC_RG_LBAT_IRQ_EN_MAX_MASK 0x1 | |
3460 | #define PMIC_RG_LBAT_IRQ_EN_MAX_SHIFT 12 | |
3461 | #define PMIC_RG_LBAT_VOLT_MAX_MASK 0x3FF | |
3462 | #define PMIC_RG_LBAT_VOLT_MAX_SHIFT 0 | |
3463 | #define PMIC_RG_LBAT_MIN_IRQ_B_MASK 0x1 | |
3464 | #define PMIC_RG_LBAT_MIN_IRQ_B_SHIFT 15 | |
3465 | #define PMIC_RG_LBAT_EN_MIN_MASK 0x1 | |
3466 | #define PMIC_RG_LBAT_EN_MIN_SHIFT 13 | |
3467 | #define PMIC_RG_LBAT_IRQ_EN_MIN_MASK 0x1 | |
3468 | #define PMIC_RG_LBAT_IRQ_EN_MIN_SHIFT 12 | |
3469 | #define PMIC_RG_LBAT_VOLT_MIN_MASK 0x3FF | |
3470 | #define PMIC_RG_LBAT_VOLT_MIN_SHIFT 0 | |
3471 | #define PMIC_RG_LBAT_DEBOUNCE_COUNT_MAX_MASK 0x1FF | |
3472 | #define PMIC_RG_LBAT_DEBOUNCE_COUNT_MAX_SHIFT 0 | |
3473 | #define PMIC_RG_LBAT_DEBOUNCE_COUNT_MIN_MASK 0x1FF | |
3474 | #define PMIC_RG_LBAT_DEBOUNCE_COUNT_MIN_SHIFT 0 | |
3475 | #define PMIC_RG_NI_COMP_MASK 0x1 | |
3476 | #define PMIC_RG_NI_COMP_SHIFT 15 | |
3477 | #define PMIC_RG_DA_DAC_MASK 0x3FF | |
3478 | #define PMIC_RG_DA_DAC_SHIFT 0 | |
3479 | #define PMIC_RG_AUXADC_CALI_MASK 0x3 | |
3480 | #define PMIC_RG_AUXADC_CALI_SHIFT 10 | |
3481 | #define PMIC_RG_BUF_CALI_MASK 0x3 | |
3482 | #define PMIC_RG_BUF_CALI_SHIFT 8 | |
3483 | #define PMIC_RG_AUXADC_RSV_MASK 0x7 | |
3484 | #define PMIC_RG_AUXADC_RSV_SHIFT 5 | |
3485 | #define PMIC_RG_DA_DAC_SEL_MASK 0x1 | |
3486 | #define PMIC_RG_DA_DAC_SEL_SHIFT 4 | |
3487 | #define PMIC_RG_AUX_OUT_SEL_MASK 0x1 | |
3488 | #define PMIC_RG_AUX_OUT_SEL_SHIFT 3 | |
3489 | #define PMIC_RG_ARB_PRIO_2_MASK 0x1 | |
3490 | #define PMIC_RG_ARB_PRIO_2_SHIFT 2 | |
3491 | #define PMIC_RG_ARB_PRIO_1_MASK 0x1 | |
3492 | #define PMIC_RG_ARB_PRIO_1_SHIFT 1 | |
3493 | #define PMIC_RG_ARB_PRIO_0_MASK 0x1 | |
3494 | #define PMIC_RG_ARB_PRIO_0_SHIFT 0 | |
3495 | #define PMIC_EFUSE_OFFSET_CH0_TRIM_MASK 0x3F | |
3496 | #define PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT 8 | |
3497 | #define PMIC_EFUSE_GAIN_CH0_TRIM_MASK 0x7F | |
3498 | #define PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT 0 | |
3499 | #define PMIC_RG_VBUF_EN_MASK 0x1 | |
3500 | #define PMIC_RG_VBUF_EN_SHIFT 6 | |
3501 | #define PMIC_RG_VBUF_BYP_MASK 0x1 | |
3502 | #define PMIC_RG_VBUF_BYP_SHIFT 4 | |
3503 | #define PMIC_RG_VBUF_EXTEN_MASK 0x1 | |
3504 | #define PMIC_RG_VBUF_EXTEN_SHIFT 2 | |
3505 | #define PMIC_RG_VBUF_CALEN_MASK 0x1 | |
3506 | #define PMIC_RG_VBUF_CALEN_SHIFT 0 | |
3507 | #define PMIC_RG_THERMAL_ADC_OE_MASK 0x3F | |
3508 | #define PMIC_RG_THERMAL_ADC_OE_SHIFT 8 | |
3509 | #define PMIC_RG_THERMAL_ADC_GE_MASK 0x7F | |
3510 | #define PMIC_RG_THERMAL_ADC_GE_SHIFT 0 | |
3511 | #define PMIC_RG_ADC_TRIM_CH_SEL_MASK 0xFF | |
3512 | #define PMIC_RG_ADC_TRIM_CH_SEL_SHIFT 8 | |
3513 | #define PMIC_RG_SOURCE_CH0_NORM_SEL_MASK 0x1 | |
3514 | #define PMIC_RG_SOURCE_CH0_NORM_SEL_SHIFT 2 | |
3515 | #define PMIC_RG_SOURCE_CH0_LBAT_SEL_MASK 0x1 | |
3516 | #define PMIC_RG_SOURCE_CH0_LBAT_SEL_SHIFT 0 | |
3517 | #define PMIC_FLASH_RSV0_MASK 0x3 | |
3518 | #define PMIC_FLASH_RSV0_SHIFT 13 | |
3519 | #define PMIC_FLASH_DIM_DUTY_MASK 0x1F | |
3520 | #define PMIC_FLASH_DIM_DUTY_SHIFT 8 | |
3521 | #define PMIC_FLASH_THER_SHDN_EN_MASK 0x1 | |
3522 | #define PMIC_FLASH_THER_SHDN_EN_SHIFT 1 | |
3523 | #define PMIC_FLASH_EN_MASK 0x1 | |
3524 | #define PMIC_FLASH_EN_SHIFT 0 | |
3525 | #define PMIC_FLASH_DIM_DIV_MASK 0xFF | |
3526 | #define PMIC_FLASH_DIM_DIV_SHIFT 8 | |
3527 | #define PMIC_FLASH_RSV1_MASK 0xF | |
3528 | #define PMIC_FLASH_RSV1_SHIFT 4 | |
3529 | #define PMIC_FLASH_SEL_MASK 0xF | |
3530 | #define PMIC_FLASH_SEL_SHIFT 0 | |
3531 | #define PMIC_FLASH_SFSTREN_MASK 0x1 | |
3532 | #define PMIC_FLASH_SFSTREN_SHIFT 7 | |
3533 | #define PMIC_FLASH_SFSTR_MASK 0x3 | |
3534 | #define PMIC_FLASH_SFSTR_SHIFT 4 | |
3535 | #define PMIC_FLASH_MODE_MASK 0x1 | |
3536 | #define PMIC_FLASH_MODE_SHIFT 0 | |
3537 | #define PMIC_KPLED_RSV0_MASK 0x7 | |
3538 | #define PMIC_KPLED_RSV0_SHIFT 13 | |
3539 | #define PMIC_KPLED_DIM_DUTY_MASK 0x1F | |
3540 | #define PMIC_KPLED_DIM_DUTY_SHIFT 8 | |
3541 | #define PMIC_KPLED_THER_SHDN_EN_MASK 0x1 | |
3542 | #define PMIC_KPLED_THER_SHDN_EN_SHIFT 1 | |
3543 | #define PMIC_KPLED_EN_MASK 0x1 | |
3544 | #define PMIC_KPLED_EN_SHIFT 0 | |
3545 | #define PMIC_KPLED_DIM_DIV_MASK 0xFF | |
3546 | #define PMIC_KPLED_DIM_DIV_SHIFT 8 | |
3547 | #define PMIC_KPLED_RSV1_MASK 0x1F | |
3548 | #define PMIC_KPLED_RSV1_SHIFT 3 | |
3549 | #define PMIC_KPLED_SEL_MASK 0x7 | |
3550 | #define PMIC_KPLED_SEL_SHIFT 0 | |
3551 | #define PMIC_KPLED_SFSTREN_MASK 0x1 | |
3552 | #define PMIC_KPLED_SFSTREN_SHIFT 15 | |
3553 | #define PMIC_KPLED_SFSTR_MASK 0x3 | |
3554 | #define PMIC_KPLED_SFSTR_SHIFT 12 | |
3555 | #define PMIC_KPLED_MODE_MASK 0x1 | |
3556 | #define PMIC_KPLED_MODE_SHIFT 8 | |
3557 | #define PMIC_ISINK_RSV0_MASK 0x7 | |
3558 | #define PMIC_ISINK_RSV0_SHIFT 13 | |
3559 | #define PMIC_ISINK_DIM0_DUTY_MASK 0x1F | |
3560 | #define PMIC_ISINK_DIM0_DUTY_SHIFT 8 | |
3561 | #define PMIC_ISINK_DIM0_FSEL_MASK 0x1F | |
3562 | #define PMIC_ISINK_DIM0_FSEL_SHIFT 0 | |
3563 | #define PMIC_ISINK_RSV1_MASK 0x7 | |
3564 | #define PMIC_ISINK_RSV1_SHIFT 13 | |
3565 | #define PMIC_ISINK_DIM1_DUTY_MASK 0x1F | |
3566 | #define PMIC_ISINK_DIM1_DUTY_SHIFT 8 | |
3567 | #define PMIC_ISINK_DIM1_FSEL_MASK 0x1F | |
3568 | #define PMIC_ISINK_DIM1_FSEL_SHIFT 0 | |
3569 | #define PMIC_ISINK_RSV2_MASK 0x7 | |
3570 | #define PMIC_ISINK_RSV2_SHIFT 13 | |
3571 | #define PMIC_ISINK_RSV2_ISINK0_MASK 0x1 | |
3572 | #define PMIC_ISINK_RSV2_ISINK0_SHIFT 13 | |
3573 | #define PMIC_ISINK_RSV2_ISINK1_MASK 0x1 | |
3574 | #define PMIC_ISINK_RSV2_ISINK1_SHIFT 14 | |
3575 | #define PMIC_ISINK_RSV2_ISINK2_MASK 0x1 | |
3576 | #define PMIC_ISINK_RSV2_ISINK2_SHIFT 15 | |
3577 | #define PMIC_ISINK_DIM2_DUTY_MASK 0x1F | |
3578 | #define PMIC_ISINK_DIM2_DUTY_SHIFT 8 | |
3579 | #define PMIC_ISINK_DIM2_FSEL_MASK 0x1F | |
3580 | #define PMIC_ISINK_DIM2_FSEL_SHIFT 0 | |
3581 | #define PMIC_ISINK_RSV3_MASK 0x3 | |
3582 | #define PMIC_ISINK_RSV3_SHIFT 14 | |
3583 | #define PMIC_ISINKS_CH2_EN_MASK 0x1 | |
3584 | #define PMIC_ISINKS_CH2_EN_SHIFT 10 | |
3585 | #define PMIC_ISINKS_CH1_EN_MASK 0x1 | |
3586 | #define PMIC_ISINKS_CH1_EN_SHIFT 9 | |
3587 | #define PMIC_ISINKS_CH0_EN_MASK 0x1 | |
3588 | #define PMIC_ISINKS_CH0_EN_SHIFT 8 | |
3589 | #define PMIC_ISINK_RSV4_MASK 0x3 | |
3590 | #define PMIC_ISINK_RSV4_SHIFT 6 | |
3591 | #define PMIC_ISINKS2_CHOP_EN_MASK 0x1 | |
3592 | #define PMIC_ISINKS2_CHOP_EN_SHIFT 2 | |
3593 | #define PMIC_ISINKS1_CHOP_EN_MASK 0x1 | |
3594 | #define PMIC_ISINKS1_CHOP_EN_SHIFT 1 | |
3595 | #define PMIC_ISINKS0_CHOP_EN_MASK 0x1 | |
3596 | #define PMIC_ISINKS0_CHOP_EN_SHIFT 0 | |
3597 | #define PMIC_ISINKS_CH0_STEP_MASK 0x7 | |
3598 | #define PMIC_ISINKS_CH0_STEP_SHIFT 12 | |
3599 | #define PMIC_ISINK0_CHOP_MODE_MASK 0x1 | |
3600 | #define PMIC_ISINK0_CHOP_MODE_SHIFT 11 | |
3601 | #define PMIC_ISINK0_TEST_REG_MASK 0x1 | |
3602 | #define PMIC_ISINK0_TEST_REG_SHIFT 10 | |
3603 | #define PMIC_ISINKS_CH0_MODE_MASK 0x3 | |
3604 | #define PMIC_ISINKS_CH0_MODE_SHIFT 8 | |
3605 | #define PMIC_ISINKS_CH1_STEP_MASK 0x7 | |
3606 | #define PMIC_ISINKS_CH1_STEP_SHIFT 12 | |
3607 | #define PMIC_ISINK1_CHOP_MODE_MASK 0x1 | |
3608 | #define PMIC_ISINK1_CHOP_MODE_SHIFT 11 | |
3609 | #define PMIC_ISINK1_TEST_REG_MASK 0x1 | |
3610 | #define PMIC_ISINK1_TEST_REG_SHIFT 10 | |
3611 | #define PMIC_ISINKS_CH1_MODE_MASK 0x3 | |
3612 | #define PMIC_ISINKS_CH1_MODE_SHIFT 8 | |
3613 | #define PMIC_ISINKS_CH2_STEP_MASK 0x7 | |
3614 | #define PMIC_ISINKS_CH2_STEP_SHIFT 12 | |
3615 | #define PMIC_ISINK2_CHOP_MODE_MASK 0x1 | |
3616 | #define PMIC_ISINK2_CHOP_MODE_SHIFT 11 | |
3617 | #define PMIC_ISINK2_TEST_REG_MASK 0x1 | |
3618 | #define PMIC_ISINK2_TEST_REG_SHIFT 10 | |
3619 | #define PMIC_ISINKS_CH2_MODE_MASK 0x3 | |
3620 | #define PMIC_ISINKS_CH2_MODE_SHIFT 8 | |
3621 | #define PMIC_RG_TRIM_EN_MASK 0x1 | |
3622 | #define PMIC_RG_TRIM_EN_SHIFT 14 | |
3623 | #define PMIC_RG_TRIM_SEL_MASK 0x7 | |
3624 | #define PMIC_RG_TRIM_SEL_SHIFT 9 | |
3625 | #define PMIC_RG_LDO_BIST_MASK 0x1 | |
3626 | #define PMIC_RG_LDO_BIST_SHIFT 8 | |
3627 | #define PMIC_RG_ISINKS_RSV_MASK 0xFF | |
3628 | #define PMIC_RG_ISINKS_RSV_SHIFT 0 | |
3629 | #define PMIC_ISINKS_BREATH0_TRF_SEL_MASK 0xF | |
3630 | #define PMIC_ISINKS_BREATH0_TRF_SEL_SHIFT 12 | |
3631 | #define PMIC_ISINKS_BREATH0_TON_SEL_MASK 0xF | |
3632 | #define PMIC_ISINKS_BREATH0_TON_SEL_SHIFT 8 | |
3633 | #define PMIC_ISINKS_BREATH0_TOFF_SEL_MASK 0xF | |
3634 | #define PMIC_ISINKS_BREATH0_TOFF_SEL_SHIFT 0 | |
3635 | #define PMIC_ISINKS_BREATH1_TRF_SEL_MASK 0xF | |
3636 | #define PMIC_ISINKS_BREATH1_TRF_SEL_SHIFT 12 | |
3637 | #define PMIC_ISINKS_BREATH1_TON_SEL_MASK 0xF | |
3638 | #define PMIC_ISINKS_BREATH1_TON_SEL_SHIFT 8 | |
3639 | #define PMIC_ISINKS_BREATH1_TOFF_SEL_MASK 0xF | |
3640 | #define PMIC_ISINKS_BREATH1_TOFF_SEL_SHIFT 0 | |
3641 | #define PMIC_ISINKS_BREATH2_TRF_SEL_MASK 0xF | |
3642 | #define PMIC_ISINKS_BREATH2_TRF_SEL_SHIFT 12 | |
3643 | #define PMIC_ISINKS_BREATH2_TON_SEL_MASK 0xF | |
3644 | #define PMIC_ISINKS_BREATH2_TON_SEL_SHIFT 8 | |
3645 | #define PMIC_ISINKS_BREATH2_TOFF_SEL_MASK 0xF | |
3646 | #define PMIC_ISINKS_BREATH2_TOFF_SEL_SHIFT 0 | |
3647 | #define PMIC_ISINK0_SFSTR_EN_MASK 0x1 | |
3648 | #define PMIC_ISINK0_SFSTR_EN_SHIFT 15 | |
3649 | #define PMIC_ISINK1_SFSTR_EN_MASK 0x1 | |
3650 | #define PMIC_ISINK1_SFSTR_EN_SHIFT 13 | |
3651 | #define PMIC_ISINK2_SFSTR_EN_MASK 0x1 | |
3652 | #define PMIC_ISINK2_SFSTR_EN_SHIFT 11 | |
3653 | #define PMIC_ISINK0_SFSTR_TC_MASK 0x3 | |
3654 | #define PMIC_ISINK0_SFSTR_TC_SHIFT 8 | |
3655 | #define PMIC_ISINK1_SFSTR_TC_MASK 0x3 | |
3656 | #define PMIC_ISINK1_SFSTR_TC_SHIFT 6 | |
3657 | #define PMIC_ISINK2_SFSTR_TC_MASK 0x3 | |
3658 | #define PMIC_ISINK2_SFSTR_TC_SHIFT 4 | |
3659 | #define PMIC_RG_AUDACCDETRSV_MASK 0xF | |
3660 | #define PMIC_RG_AUDACCDETRSV_SHIFT 12 | |
3661 | #define PMIC_ACCDET_CON0_RSV1_MASK 0x7 | |
3662 | #define PMIC_ACCDET_CON0_RSV1_SHIFT 9 | |
3663 | #define PMIC_RG_AUDACCDETVIN1PULLLOW_MASK 0x1 | |
3664 | #define PMIC_RG_AUDACCDETVIN1PULLLOW_SHIFT 7 | |
3665 | #define PMIC_RG_AUDACCDETTVDET_MASK 0x1 | |
3666 | #define PMIC_RG_AUDACCDETTVDET_SHIFT 6 | |
3667 | #define PMIC_AUDACCDETANASWCTRL_MASK 0x1 | |
3668 | #define PMIC_AUDACCDETANASWCTRL_SHIFT 5 | |
3669 | #define PMIC_AUDACCDETANASWCTRL_SEL_MASK 0x1 | |
3670 | #define PMIC_AUDACCDETANASWCTRL_SEL_SHIFT 4 | |
3671 | #define PMIC_ACCDET_CON0_RSV0_MASK 0x1 | |
3672 | #define PMIC_ACCDET_CON0_RSV0_SHIFT 3 | |
3673 | #define PMIC_RG_AUDACCDETVTHCAL_MASK 0x3 | |
3674 | #define PMIC_RG_AUDACCDETVTHCAL_SHIFT 0 | |
3675 | #define PMIC_ACCDET_SEQ_INIT_MASK 0x1 | |
3676 | #define PMIC_ACCDET_SEQ_INIT_SHIFT 1 | |
3677 | #define PMIC_ACCDET_EN_MASK 0x1 | |
3678 | #define PMIC_ACCDET_EN_SHIFT 0 | |
3679 | #define PMIC_ACCDET_MBIAS_PWM_IDLE_MASK 0x1 | |
3680 | #define PMIC_ACCDET_MBIAS_PWM_IDLE_SHIFT 6 | |
3681 | #define PMIC_ACCDET_VTH_PWM_IDLE_MASK 0x1 | |
3682 | #define PMIC_ACCDET_VTH_PWM_IDLE_SHIFT 5 | |
3683 | #define PMIC_ACCDET_CMP_PWM_IDLE_MASK 0x1 | |
3684 | #define PMIC_ACCDET_CMP_PWM_IDLE_SHIFT 4 | |
3685 | #define PMIC_ACCDET_MBIAS_PWM_EN_MASK 0x1 | |
3686 | #define PMIC_ACCDET_MBIAS_PWM_EN_SHIFT 2 | |
3687 | #define PMIC_ACCDET_VTH_PWM_EN_MASK 0x1 | |
3688 | #define PMIC_ACCDET_VTH_PWM_EN_SHIFT 1 | |
3689 | #define PMIC_ACCDET_CMP_PWM_EN_MASK 0x1 | |
3690 | #define PMIC_ACCDET_CMP_PWM_EN_SHIFT 0 | |
3691 | #define PMIC_ACCDET_PWM_WIDTH_MASK 0xFFFF | |
3692 | #define PMIC_ACCDET_PWM_WIDTH_SHIFT 0 | |
3693 | #define PMIC_ACCDET_PWM_THRESH_MASK 0xFFFF | |
3694 | #define PMIC_ACCDET_PWM_THRESH_SHIFT 0 | |
3695 | #define PMIC_ACCDET_FALL_DELAY_MASK 0x1 | |
3696 | #define PMIC_ACCDET_FALL_DELAY_SHIFT 15 | |
3697 | #define PMIC_ACCDET_RISE_DELAY_MASK 0x7FFF | |
3698 | #define PMIC_ACCDET_RISE_DELAY_SHIFT 0 | |
3699 | #define PMIC_ACCDET_DEBOUNCE0_MASK 0xFFFF | |
3700 | #define PMIC_ACCDET_DEBOUNCE0_SHIFT 0 | |
3701 | #define PMIC_ACCDET_DEBOUNCE1_MASK 0xFFFF | |
3702 | #define PMIC_ACCDET_DEBOUNCE1_SHIFT 0 | |
3703 | #define PMIC_ACCDET_DEBOUNCE2_MASK 0xFFFF | |
3704 | #define PMIC_ACCDET_DEBOUNCE2_SHIFT 0 | |
3705 | #define PMIC_ACCDET_DEBOUNCE3_MASK 0xFFFF | |
3706 | #define PMIC_ACCDET_DEBOUNCE3_SHIFT 0 | |
3707 | #define PMIC_ACCDET_IVAL_SEL_MASK 0x1 | |
3708 | #define PMIC_ACCDET_IVAL_SEL_SHIFT 15 | |
3709 | #define PMIC_ACCDET_IVAL_MEM_IN_MASK 0x3 | |
3710 | #define PMIC_ACCDET_IVAL_MEM_IN_SHIFT 8 | |
3711 | #define PMIC_ACCDET_IVAL_SAM_IN_MASK 0x3 | |
3712 | #define PMIC_ACCDET_IVAL_SAM_IN_SHIFT 4 | |
3713 | #define PMIC_ACCDET_IVAL_CUR_IN_MASK 0x3 | |
3714 | #define PMIC_ACCDET_IVAL_CUR_IN_SHIFT 0 | |
3715 | #define PMIC_ACCDET_IRQ_CLR_MASK 0x1 | |
3716 | #define PMIC_ACCDET_IRQ_CLR_SHIFT 8 | |
3717 | #define PMIC_ACCDET_IRQ_MASK 0x1 | |
3718 | #define PMIC_ACCDET_IRQ_SHIFT 0 | |
3719 | #define PMIC_ACCDET_PWM_EN_SW_MASK 0x1 | |
3720 | #define PMIC_ACCDET_PWM_EN_SW_SHIFT 15 | |
3721 | #define PMIC_ACCDET_MBIAS_EN_SW_MASK 0x1 | |
3722 | #define PMIC_ACCDET_MBIAS_EN_SW_SHIFT 14 | |
3723 | #define PMIC_ACCDET_VTH_EN_SW_MASK 0x1 | |
3724 | #define PMIC_ACCDET_VTH_EN_SW_SHIFT 13 | |
3725 | #define PMIC_ACCDET_CMP_EN_SW_MASK 0x1 | |
3726 | #define PMIC_ACCDET_CMP_EN_SW_SHIFT 12 | |
3727 | #define PMIC_ACCDET_IN_SW_MASK 0x3 | |
3728 | #define PMIC_ACCDET_IN_SW_SHIFT 8 | |
3729 | #define PMIC_ACCDET_PWM_SEL_MASK 0x3 | |
3730 | #define PMIC_ACCDET_PWM_SEL_SHIFT 6 | |
3731 | #define PMIC_ACCDET_TEST_MODE5_MASK 0x1 | |
3732 | #define PMIC_ACCDET_TEST_MODE5_SHIFT 5 | |
3733 | #define PMIC_ACCDET_TEST_MODE4_MASK 0x1 | |
3734 | #define PMIC_ACCDET_TEST_MODE4_SHIFT 4 | |
3735 | #define PMIC_ACCDET_TEST_MODE3_MASK 0x1 | |
3736 | #define PMIC_ACCDET_TEST_MODE3_SHIFT 3 | |
3737 | #define PMIC_ACCDET_TEST_MODE2_MASK 0x1 | |
3738 | #define PMIC_ACCDET_TEST_MODE2_SHIFT 2 | |
3739 | #define PMIC_ACCDET_TEST_MODE1_MASK 0x1 | |
3740 | #define PMIC_ACCDET_TEST_MODE1_SHIFT 1 | |
3741 | #define PMIC_ACCDET_TEST_MODE0_MASK 0x1 | |
3742 | #define PMIC_ACCDET_TEST_MODE0_SHIFT 0 | |
3743 | #define PMIC_ACCDET_CMP_CLK_MASK 0x1 | |
3744 | #define PMIC_ACCDET_CMP_CLK_SHIFT 14 | |
3745 | #define PMIC_ACCDET_VTH_CLK_MASK 0x1 | |
3746 | #define PMIC_ACCDET_VTH_CLK_SHIFT 13 | |
3747 | #define PMIC_ACCDET_MBIAS_CLK_MASK 0x1 | |
3748 | #define PMIC_ACCDET_MBIAS_CLK_SHIFT 12 | |
3749 | #define PMIC_ACCDET_STATE_MASK 0x7 | |
3750 | #define PMIC_ACCDET_STATE_SHIFT 8 | |
3751 | #define PMIC_ACCDET_MEM_IN_MASK 0x3 | |
3752 | #define PMIC_ACCDET_MEM_IN_SHIFT 6 | |
3753 | #define PMIC_ACCDET_SAM_IN_MASK 0x3 | |
3754 | #define PMIC_ACCDET_SAM_IN_SHIFT 4 | |
3755 | #define PMIC_ACCDET_CUR_IN_MASK 0x3 | |
3756 | #define PMIC_ACCDET_CUR_IN_SHIFT 2 | |
3757 | #define PMIC_ACCDET_IN_MASK 0x3 | |
3758 | #define PMIC_ACCDET_IN_SHIFT 0 | |
3759 | #define PMIC_ACCDET_CUR_DEB_MASK 0xFFFF | |
3760 | #define PMIC_ACCDET_CUR_DEB_SHIFT 0 | |
3761 | #define PMIC_ACCDET_RSV_CON0_MASK 0xFFFF | |
3762 | #define PMIC_ACCDET_RSV_CON0_SHIFT 0 | |
3763 | #define PMIC_ACCDET_RSV_CON1_MASK 0xFFFF | |
3764 | #define PMIC_ACCDET_RSV_CON1_SHIFT 0 | |
3765 | #define PMIC_RG_SPK_GAINL_MASK 0x3 | |
3766 | #define PMIC_RG_SPK_GAINL_SHIFT 12 | |
3767 | #define PMIC_SPK_OUT_STAGE_SEL_MASK 0x1 | |
3768 | #define PMIC_SPK_OUT_STAGE_SEL_SHIFT 10 | |
3769 | #define PMIC_SPK_THER_SHDN_L_EN_MASK 0x1 | |
3770 | #define PMIC_SPK_THER_SHDN_L_EN_SHIFT 9 | |
3771 | #define PMIC_SPK_OC_SHDN_DL_MASK 0x1 | |
3772 | #define PMIC_SPK_OC_SHDN_DL_SHIFT 8 | |
3773 | #define PMIC_SPK_TRIM_EN_L_MASK 0x1 | |
3774 | #define PMIC_SPK_TRIM_EN_L_SHIFT 3 | |
3775 | #define PMIC_SPKMODE_L_MASK 0x1 | |
3776 | #define PMIC_SPKMODE_L_SHIFT 2 | |
3777 | #define PMIC_SPK_EN_L_MASK 0x1 | |
3778 | #define PMIC_SPK_EN_L_SHIFT 0 | |
3779 | #define PMIC_SPK_TRIM_DONE_L_MASK 0x1 | |
3780 | #define PMIC_SPK_TRIM_DONE_L_SHIFT 15 | |
3781 | #define PMIC_SPK_OFFSET_L_MODE_MASK 0x1 | |
3782 | #define PMIC_SPK_OFFSET_L_MODE_SHIFT 14 | |
3783 | #define PMIC_SPK_LEAD_L_SW_MASK 0x1 | |
3784 | #define PMIC_SPK_LEAD_L_SW_SHIFT 13 | |
3785 | #define PMIC_SPK_OFFSET_L_SW_MASK 0x1F | |
3786 | #define PMIC_SPK_OFFSET_L_SW_SHIFT 8 | |
3787 | #define PMIC_SPK_OFFSET_L_OV_MASK 0x1 | |
3788 | #define PMIC_SPK_OFFSET_L_OV_SHIFT 7 | |
3789 | #define PMIC_RG_SPK_OC_EN_L_MASK 0x1 | |
3790 | #define PMIC_RG_SPK_OC_EN_L_SHIFT 10 | |
3791 | #define PMIC_RG_SPKAB_OC_EN_L_MASK 0x1 | |
3792 | #define PMIC_RG_SPKAB_OC_EN_L_SHIFT 9 | |
3793 | #define PMIC_RG_SPK_TEST_EN_L_MASK 0x1 | |
3794 | #define PMIC_RG_SPK_TEST_EN_L_SHIFT 8 | |
3795 | #define PMIC_RG_SPK_DRC_EN_L_MASK 0x1 | |
3796 | #define PMIC_RG_SPK_DRC_EN_L_SHIFT 7 | |
3797 | #define PMIC_RG_SPKRCV_EN_L_MASK 0x1 | |
3798 | #define PMIC_RG_SPKRCV_EN_L_SHIFT 6 | |
3799 | #define PMIC_RG_SPKAB_OBIAS_L_MASK 0x3 | |
3800 | #define PMIC_RG_SPKAB_OBIAS_L_SHIFT 4 | |
3801 | #define PMIC_RG_SPK_SLEW_L_MASK 0x3 | |
3802 | #define PMIC_RG_SPK_SLEW_L_SHIFT 2 | |
3803 | #define PMIC_RG_SPK_FORCE_EN_L_MASK 0x1 | |
3804 | #define PMIC_RG_SPK_FORCE_EN_L_SHIFT 1 | |
3805 | #define PMIC_RG_SPK_INTG_RST_L_MASK 0x1 | |
3806 | #define PMIC_RG_SPK_INTG_RST_L_SHIFT 0 | |
3807 | #define PMIC_RG_SPK_GAINR_MASK 0x3 | |
3808 | #define PMIC_RG_SPK_GAINR_SHIFT 12 | |
3809 | #define PMIC_SPK_THER_SHDN_R_EN_MASK 0x1 | |
3810 | #define PMIC_SPK_THER_SHDN_R_EN_SHIFT 9 | |
3811 | #define PMIC_SPK_OC_SHDN_DR_MASK 0x1 | |
3812 | #define PMIC_SPK_OC_SHDN_DR_SHIFT 8 | |
3813 | #define PMIC_SPK_TRIM_EN_R_MASK 0x1 | |
3814 | #define PMIC_SPK_TRIM_EN_R_SHIFT 3 | |
3815 | #define PMIC_SPKMODE_R_MASK 0x1 | |
3816 | #define PMIC_SPKMODE_R_SHIFT 2 | |
3817 | #define PMIC_SPK_EN_R_MASK 0x1 | |
3818 | #define PMIC_SPK_EN_R_SHIFT 0 | |
3819 | #define PMIC_SPK_TRIM_DONE_R_MASK 0x1 | |
3820 | #define PMIC_SPK_TRIM_DONE_R_SHIFT 15 | |
3821 | #define PMIC_SPK_OFFSET_R_MODE_MASK 0x1 | |
3822 | #define PMIC_SPK_OFFSET_R_MODE_SHIFT 14 | |
3823 | #define PMIC_SPK_LEAD_R_SW_MASK 0x1 | |
3824 | #define PMIC_SPK_LEAD_R_SW_SHIFT 13 | |
3825 | #define PMIC_SPK_OFFSET_R_SW_MASK 0x1F | |
3826 | #define PMIC_SPK_OFFSET_R_SW_SHIFT 8 | |
3827 | #define PMIC_SPK_OFFSET_R_OV_MASK 0x1 | |
3828 | #define PMIC_SPK_OFFSET_R_OV_SHIFT 7 | |
3829 | #define PMIC_RG_SPKPGA_GAINR_MASK 0xF | |
3830 | #define PMIC_RG_SPKPGA_GAINR_SHIFT 11 | |
3831 | #define PMIC_RG_SPK_OC_EN_R_MASK 0x1 | |
3832 | #define PMIC_RG_SPK_OC_EN_R_SHIFT 10 | |
3833 | #define PMIC_RG_SPKAB_OC_EN_R_MASK 0x1 | |
3834 | #define PMIC_RG_SPKAB_OC_EN_R_SHIFT 9 | |
3835 | #define PMIC_RG_SPK_TEST_EN_R_MASK 0x1 | |
3836 | #define PMIC_RG_SPK_TEST_EN_R_SHIFT 8 | |
3837 | #define PMIC_RG_SPK_DRC_EN_R_MASK 0x1 | |
3838 | #define PMIC_RG_SPK_DRC_EN_R_SHIFT 7 | |
3839 | #define PMIC_RG_SPKRCV_EN_R_MASK 0x1 | |
3840 | #define PMIC_RG_SPKRCV_EN_R_SHIFT 6 | |
3841 | #define PMIC_RG_SPKAB_OBIAS_R_MASK 0x3 | |
3842 | #define PMIC_RG_SPKAB_OBIAS_R_SHIFT 4 | |
3843 | #define PMIC_RG_SPK_SLEW_R_MASK 0x3 | |
3844 | #define PMIC_RG_SPK_SLEW_R_SHIFT 2 | |
3845 | #define PMIC_RG_SPK_FORCE_EN_R_MASK 0x1 | |
3846 | #define PMIC_RG_SPK_FORCE_EN_R_SHIFT 1 | |
3847 | #define PMIC_RG_SPK_INTG_RST_R_MASK 0x1 | |
3848 | #define PMIC_RG_SPK_INTG_RST_R_SHIFT 0 | |
3849 | #define PMIC_SPK_AB_OC_L_DEG_MASK 0x1 | |
3850 | #define PMIC_SPK_AB_OC_L_DEG_SHIFT 15 | |
3851 | #define PMIC_SPK_D_OC_L_DEG_MASK 0x1 | |
3852 | #define PMIC_SPK_D_OC_L_DEG_SHIFT 14 | |
3853 | #define PMIC_SPK_AB_OC_R_DEG_MASK 0x1 | |
3854 | #define PMIC_SPK_AB_OC_R_DEG_SHIFT 13 | |
3855 | #define PMIC_SPK_D_OC_R_DEG_MASK 0x1 | |
3856 | #define PMIC_SPK_D_OC_R_DEG_SHIFT 12 | |
3857 | #define PMIC_SPK_OC_THD_MASK 0x3 | |
3858 | #define PMIC_SPK_OC_THD_SHIFT 10 | |
3859 | #define PMIC_SPK_OC_WND_MASK 0x3 | |
3860 | #define PMIC_SPK_OC_WND_SHIFT 8 | |
3861 | #define PMIC_SPK_TRIM_THD_MASK 0x3 | |
3862 | #define PMIC_SPK_TRIM_THD_SHIFT 4 | |
3863 | #define PMIC_SPK_TRIM_WND_MASK 0x7 | |
3864 | #define PMIC_SPK_TRIM_WND_SHIFT 0 | |
3865 | #define PMIC_SPK_TRIM_DIV_MASK 0x7 | |
3866 | #define PMIC_SPK_TRIM_DIV_SHIFT 12 | |
3867 | #define PMIC_SPK_TD3_MASK 0xF | |
3868 | #define PMIC_SPK_TD3_SHIFT 8 | |
3869 | #define PMIC_SPK_TD2_MASK 0xF | |
3870 | #define PMIC_SPK_TD2_SHIFT 4 | |
3871 | #define PMIC_SPK_TD1_MASK 0xF | |
3872 | #define PMIC_SPK_TD1_SHIFT 0 | |
3873 | #define PMIC_RG_SPK_OCTH_D_MASK 0x1 | |
3874 | #define PMIC_RG_SPK_OCTH_D_SHIFT 14 | |
3875 | #define PMIC_RG_SPKAB_OVDRV_MASK 0x1 | |
3876 | #define PMIC_RG_SPKAB_OVDRV_SHIFT 13 | |
3877 | #define PMIC_RG_SPK_FBRC_EN_MASK 0x1 | |
3878 | #define PMIC_RG_SPK_FBRC_EN_SHIFT 12 | |
3879 | #define PMIC_RG_SPK_VCM_IBSEL_MASK 0x1 | |
3880 | #define PMIC_RG_SPK_VCM_IBSEL_SHIFT 11 | |
3881 | #define PMIC_RG_SPK_VCM_SEL_MASK 0x1 | |
3882 | #define PMIC_RG_SPK_VCM_SEL_SHIFT 10 | |
3883 | #define PMIC_RG_SPK_EN_VIEW_CLK_MASK 0x1 | |
3884 | #define PMIC_RG_SPK_EN_VIEW_CLK_SHIFT 9 | |
3885 | #define PMIC_RG_SPK_EN_VIEW_VCM_MASK 0x1 | |
3886 | #define PMIC_RG_SPK_EN_VIEW_VCM_SHIFT 8 | |
3887 | #define PMIC_RG_SPK_CCODE_MASK 0xF | |
3888 | #define PMIC_RG_SPK_CCODE_SHIFT 4 | |
3889 | #define PMIC_RG_SPK_IBIAS_SEL_MASK 0x3 | |
3890 | #define PMIC_RG_SPK_IBIAS_SEL_SHIFT 2 | |
3891 | #define PMIC_RG_BTL_SET_MASK 0x3 | |
3892 | #define PMIC_RG_BTL_SET_SHIFT 0 | |
3893 | #define PMIC_SPK_TEST_MODE1_MASK 0x1 | |
3894 | #define PMIC_SPK_TEST_MODE1_SHIFT 15 | |
3895 | #define PMIC_SPK_TEST_MODE0_MASK 0x1 | |
3896 | #define PMIC_SPK_TEST_MODE0_SHIFT 14 | |
3897 | #define PMIC_SPK_VCM_FAST_EN_MASK 0x1 | |
3898 | #define PMIC_SPK_VCM_FAST_EN_SHIFT 13 | |
3899 | #define PMIC_SPK_RSV0_MASK 0x1 | |
3900 | #define PMIC_SPK_RSV0_SHIFT 12 | |
3901 | #define PMIC_RG_SPKPGA_GAINL_MASK 0xF | |
3902 | #define PMIC_RG_SPKPGA_GAINL_SHIFT 8 | |
3903 | #define PMIC_RG_SPK_RSV_MASK 0xFF | |
3904 | #define PMIC_RG_SPK_RSV_SHIFT 0 | |
3905 | #define PMIC_SPK_TD_DONE_MASK 0x7 | |
3906 | #define PMIC_SPK_TD_DONE_SHIFT 4 | |
3907 | #define PMIC_SPK_TD_WAIT_MASK 0x7 | |
3908 | #define PMIC_SPK_TD_WAIT_SHIFT 0 | |
3909 | #define PMIC_SPK_TRIM_STOP_L_SW_MASK 0x1 | |
3910 | #define PMIC_SPK_TRIM_STOP_L_SW_SHIFT 15 | |
3911 | #define PMIC_SPK_TRIM_STOP_R_SW_MASK 0x1 | |
3912 | #define PMIC_SPK_TRIM_STOP_R_SW_SHIFT 14 | |
3913 | #define PMIC_SPK_TRIM_EN_L_SW_MASK 0x1 | |
3914 | #define PMIC_SPK_TRIM_EN_L_SW_SHIFT 13 | |
3915 | #define PMIC_SPK_TRIM_EN_R_SW_MASK 0x1 | |
3916 | #define PMIC_SPK_TRIM_EN_R_SW_SHIFT 12 | |
3917 | #define PMIC_SPK_OUTSTG_EN_L_SW_MASK 0x1 | |
3918 | #define PMIC_SPK_OUTSTG_EN_L_SW_SHIFT 11 | |
3919 | #define PMIC_SPK_OUTSTG_EN_R_SW_MASK 0x1 | |
3920 | #define PMIC_SPK_OUTSTG_EN_R_SW_SHIFT 10 | |
3921 | #define PMIC_SPK_EN_L_SW_MASK 0x1 | |
3922 | #define PMIC_SPK_EN_L_SW_SHIFT 9 | |
3923 | #define PMIC_SPK_EN_R_SW_MASK 0x1 | |
3924 | #define PMIC_SPK_EN_R_SW_SHIFT 8 | |
3925 | #define PMIC_SPK_DEPOP_EN_L_SW_MASK 0x1 | |
3926 | #define PMIC_SPK_DEPOP_EN_L_SW_SHIFT 7 | |
3927 | #define PMIC_SPK_DEPOP_EN_R_SW_MASK 0x1 | |
3928 | #define PMIC_SPK_DEPOP_EN_R_SW_SHIFT 6 | |
3929 | #define PMIC_SPKMODE_L_SW_MASK 0x1 | |
3930 | #define PMIC_SPKMODE_L_SW_SHIFT 5 | |
3931 | #define PMIC_SPKMODE_R_SW_MASK 0x1 | |
3932 | #define PMIC_SPKMODE_R_SW_SHIFT 4 | |
3933 | #define PMIC_SPK_RST_L_SW_MASK 0x1 | |
3934 | #define PMIC_SPK_RST_L_SW_SHIFT 3 | |
3935 | #define PMIC_SPK_RST_R_SW_MASK 0x1 | |
3936 | #define PMIC_SPK_RST_R_SW_SHIFT 2 | |
3937 | #define PMIC_SPK_VCM_FAST_SW_MASK 0x1 | |
3938 | #define PMIC_SPK_VCM_FAST_SW_SHIFT 1 | |
3939 | #define PMIC_SPK_EN_MODE_MASK 0x1 | |
3940 | #define PMIC_SPK_EN_MODE_SHIFT 0 | |
3941 | #define PMIC_FG_SW_RSTCLR_MASK 0x1 | |
3942 | #define PMIC_FG_SW_RSTCLR_SHIFT 15 | |
3943 | #define PMIC_FG_CHARGE_RST_MASK 0x1 | |
3944 | #define PMIC_FG_CHARGE_RST_SHIFT 14 | |
3945 | #define PMIC_FG_TIME_RST_MASK 0x1 | |
3946 | #define PMIC_FG_TIME_RST_SHIFT 13 | |
3947 | #define PMIC_FG_OFFSET_RST_MASK 0x1 | |
3948 | #define PMIC_FG_OFFSET_RST_SHIFT 12 | |
3949 | #define PMIC_FG_SW_CLEAR_MASK 0x1 | |
3950 | #define PMIC_FG_SW_CLEAR_SHIFT 11 | |
3951 | #define PMIC_FG_LATCHDATA_ST_MASK 0x1 | |
3952 | #define PMIC_FG_LATCHDATA_ST_SHIFT 10 | |
3953 | #define PMIC_FG_SW_READ_PRE_MASK 0x1 | |
3954 | #define PMIC_FG_SW_READ_PRE_SHIFT 9 | |
3955 | #define PMIC_FG_SW_CR_MASK 0x1 | |
3956 | #define PMIC_FG_SW_CR_SHIFT 8 | |
3957 | #define PMIC_RG_FGCLKSRC_MASK 0x1 | |
3958 | #define PMIC_RG_FGCLKSRC_SHIFT 7 | |
3959 | #define PMIC_FG_AUTOCALRATE_MASK 0x7 | |
3960 | #define PMIC_FG_AUTOCALRATE_SHIFT 4 | |
3961 | #define PMIC_FG_CAL_MASK 0x3 | |
3962 | #define PMIC_FG_CAL_SHIFT 2 | |
3963 | #define PMIC_FG_VMODE_MASK 0x1 | |
3964 | #define PMIC_FG_VMODE_SHIFT 1 | |
3965 | #define PMIC_FG_ON_MASK 0x1 | |
3966 | #define PMIC_FG_ON_SHIFT 0 | |
3967 | #define PMIC_FG_CAR_35_32_MASK 0xF | |
3968 | #define PMIC_FG_CAR_35_32_SHIFT 0 | |
3969 | #define PMIC_FG_CAR_31_16_MASK 0xFFFF | |
3970 | #define PMIC_FG_CAR_31_16_SHIFT 0 | |
3971 | #define PMIC_FG_CAR_15_00_MASK 0xFFFF | |
3972 | #define PMIC_FG_CAR_15_00_SHIFT 0 | |
3973 | #define PMIC_FG_NTER_29_16_MASK 0x3FFF | |
3974 | #define PMIC_FG_NTER_29_16_SHIFT 0 | |
3975 | #define PMIC_FG_NTER_15_00_MASK 0xFFFF | |
3976 | #define PMIC_FG_NTER_15_00_SHIFT 0 | |
3977 | #define PMIC_FG_BLTR_MASK 0xFFFF | |
3978 | #define PMIC_FG_BLTR_SHIFT 0 | |
3979 | #define PMIC_FG_BFTR_MASK 0xFFFF | |
3980 | #define PMIC_FG_BFTR_SHIFT 0 | |
3981 | #define PMIC_FG_CURRENT_OUT_MASK 0xFFFF | |
3982 | #define PMIC_FG_CURRENT_OUT_SHIFT 0 | |
3983 | #define PMIC_FG_ADJUST_OFFSET_VALUE_MASK 0xFFFF | |
3984 | #define PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT 0 | |
3985 | #define PMIC_FG_OFFSET_MASK 0xFFFF | |
3986 | #define PMIC_FG_OFFSET_SHIFT 0 | |
3987 | #define PMIC_RG_INPUTCLKSEL_MASK 0x3 | |
3988 | #define PMIC_RG_INPUTCLKSEL_SHIFT 12 | |
3989 | #define PMIC_RG_FGANALOGTEST_MASK 0xF | |
3990 | #define PMIC_RG_FGANALOGTEST_SHIFT 8 | |
3991 | #define PMIC_RG_SPARE_MASK 0xFF | |
3992 | #define PMIC_RG_SPARE_SHIFT 0 | |
3993 | #define PMIC_FG_ADC_AUTORST_MASK 0x1 | |
3994 | #define PMIC_FG_ADC_AUTORST_SHIFT 9 | |
3995 | #define PMIC_FG_ADJ_OFFSET_EN_MASK 0x1 | |
3996 | #define PMIC_FG_ADJ_OFFSET_EN_SHIFT 8 | |
3997 | #define PMIC_VOL_OSR_H_MASK 0x1 | |
3998 | #define PMIC_VOL_OSR_H_SHIFT 7 | |
3999 | #define PMIC_VOL_OSR_MASK 0x7 | |
4000 | #define PMIC_VOL_OSR_SHIFT 4 | |
4001 | #define PMIC_FG_OSR_H_MASK 0x1 | |
4002 | #define PMIC_FG_OSR_H_SHIFT 3 | |
4003 | #define PMIC_FG_OSR_MASK 0x7 | |
4004 | #define PMIC_FG_OSR_SHIFT 0 | |
4005 | #define PMIC_RG_FGVMODE_MASK 0x1 | |
4006 | #define PMIC_RG_FGVMODE_SHIFT 15 | |
4007 | #define PMIC_FG_RST_MASK 0x1 | |
4008 | #define PMIC_FG_RST_SHIFT 14 | |
4009 | #define PMIC_FGCAL_EN_MASK 0x1 | |
4010 | #define PMIC_FGCAL_EN_SHIFT 13 | |
4011 | #define PMIC_FGADC_EN_MASK 0x1 | |
4012 | #define PMIC_FGADC_EN_SHIFT 12 | |
4013 | #define PMIC_FG_SLP_EN_MASK 0x1 | |
4014 | #define PMIC_FG_SLP_EN_SHIFT 8 | |
4015 | #define PMIC_FG_ADC_RSTDETECT_MASK 0x1 | |
4016 | #define PMIC_FG_ADC_RSTDETECT_SHIFT 7 | |
4017 | #define PMIC_FG_H_INT_STS_MASK 0x1 | |
4018 | #define PMIC_FG_H_INT_STS_SHIFT 5 | |
4019 | #define PMIC_FG_L_INT_STS_MASK 0x1 | |
4020 | #define PMIC_FG_L_INT_STS_SHIFT 4 | |
4021 | #define PMIC_VOL_FIR1BYPASS_MASK 0x1 | |
4022 | #define PMIC_VOL_FIR1BYPASS_SHIFT 2 | |
4023 | #define PMIC_FG_FIR2BYPASS_MASK 0x1 | |
4024 | #define PMIC_FG_FIR2BYPASS_SHIFT 1 | |
4025 | #define PMIC_FG_FIR1BYPASS_MASK 0x1 | |
4026 | #define PMIC_FG_FIR1BYPASS_SHIFT 0 | |
4027 | #define PMIC_VOL_CURRENT_OUT_MASK 0xFFFF | |
4028 | #define PMIC_VOL_CURRENT_OUT_SHIFT 0 | |
4029 | #define PMIC_FG_CIC2_MASK 0xFFFF | |
4030 | #define PMIC_FG_CIC2_SHIFT 0 | |
4031 | #define PMIC_FG_SLP_CUR_TH_MASK 0xFFFF | |
4032 | #define PMIC_FG_SLP_CUR_TH_SHIFT 0 | |
4033 | #define PMIC_FG_SLP_TIME_MASK 0xFF | |
4034 | #define PMIC_FG_SLP_TIME_SHIFT 0 | |
4035 | #define PMIC_FG_DET_TIME_MASK 0xFF | |
4036 | #define PMIC_FG_DET_TIME_SHIFT 8 | |
4037 | #define PMIC_FG_SRCVOLTEN_FTIME_MASK 0xFF | |
4038 | #define PMIC_FG_SRCVOLTEN_FTIME_SHIFT 0 | |
4039 | #define PMIC_FG_TEST_MODE1_MASK 0x1 | |
4040 | #define PMIC_FG_TEST_MODE1_SHIFT 15 | |
4041 | #define PMIC_FG_TEST_MODE0_MASK 0x1 | |
4042 | #define PMIC_FG_TEST_MODE0_SHIFT 14 | |
4043 | #define PMIC_FG_RSV1_MASK 0x7 | |
4044 | #define PMIC_FG_RSV1_SHIFT 5 | |
4045 | #define PMIC_FG_VMODE_SW_MASK 0x1 | |
4046 | #define PMIC_FG_VMODE_SW_SHIFT 4 | |
4047 | #define PMIC_FG_FGADC_EN_SW_MASK 0x1 | |
4048 | #define PMIC_FG_FGADC_EN_SW_SHIFT 3 | |
4049 | #define PMIC_FG_FGCAL_EN_SW_MASK 0x1 | |
4050 | #define PMIC_FG_FGCAL_EN_SW_SHIFT 2 | |
4051 | #define PMIC_FG_RST_SW_MASK 0x1 | |
4052 | #define PMIC_FG_RST_SW_SHIFT 1 | |
4053 | #define PMIC_FG_MODE_MASK 0x1 | |
4054 | #define PMIC_FG_MODE_SHIFT 0 | |
4055 | #define PMIC_STMP_MODE_MASK 0x1 | |
4056 | #define PMIC_STMP_MODE_SHIFT 12 | |
4057 | #define PMIC_MIX_XOSC32_STP_CALI_MASK 0x1F | |
4058 | #define PMIC_MIX_XOSC32_STP_CALI_SHIFT 7 | |
4059 | #define PMIC_MIX_XOSC32_STP_LPDRST_MASK 0x1 | |
4060 | #define PMIC_MIX_XOSC32_STP_LPDRST_SHIFT 6 | |
4061 | #define PMIC_MIX_XOSC32_STP_LPDEN_MASK 0x1 | |
4062 | #define PMIC_MIX_XOSC32_STP_LPDEN_SHIFT 5 | |
4063 | #define PMIC_MIX_XOSC32_STP_LPDTB_MASK 0x1 | |
4064 | #define PMIC_MIX_XOSC32_STP_LPDTB_SHIFT 4 | |
4065 | #define PMIC_MIX_XOSC32_STP_PWDB_MASK 0x1 | |
4066 | #define PMIC_MIX_XOSC32_STP_PWDB_SHIFT 3 | |
4067 | #define PMIC_MIX_XOSC32_STP_CPDTB_MASK 0x1 | |
4068 | #define PMIC_MIX_XOSC32_STP_CPDTB_SHIFT 2 | |
4069 | #define PMIC_MIX_EOSC32_OPT_MASK 0x3 | |
4070 | #define PMIC_MIX_EOSC32_OPT_SHIFT 0 | |
4071 | #define PMIC_mix_efuse_xosc32_enb_opt_MASK 0x1 | |
4072 | #define PMIC_mix_efuse_xosc32_enb_opt_SHIFT 12 | |
4073 | #define PMIC_mix_rtc_xosc32_enb_MASK 0x1 | |
4074 | #define PMIC_mix_rtc_xosc32_enb_SHIFT 11 | |
4075 | #define PMIC_mix_stp_rtc_ddlo_MASK 0x1 | |
4076 | #define PMIC_mix_stp_rtc_ddlo_SHIFT 10 | |
4077 | #define PMIC_mix_stp_bbwakeup_MASK 0x1 | |
4078 | #define PMIC_mix_stp_bbwakeup_SHIFT 9 | |
4079 | #define PMIC_MIX_EOSC32_VCT_EN_MASK 0x1 | |
4080 | #define PMIC_MIX_EOSC32_VCT_EN_SHIFT 8 | |
4081 | #define PMIC_MIX_EOSC32_STP_RSV_MASK 0x3 | |
4082 | #define PMIC_MIX_EOSC32_STP_RSV_SHIFT 6 | |
4083 | #define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK 0x1 | |
4084 | #define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT 5 | |
4085 | #define PMIC_MIX_RTC_STP_XOSC32_ENB_MASK 0x1 | |
4086 | #define PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT 4 | |
4087 | #define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK 0x1 | |
4088 | #define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT 3 | |
4089 | #define PMIC_MIX_PMU_STP_DDLO_VRTC_MASK 0x1 | |
4090 | #define PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT 2 | |
4091 | #define PMIC_MIX_DCXO_STP_LVSH_EN_MASK 0x1 | |
4092 | #define PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT 1 | |
4093 | #define PMIC_MIX_EOSC32_STP_CHOP_EN_MASK 0x1 | |
4094 | #define PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT 0 | |
4095 | #define PMIC_RG_DC2AC_EN_VAUDP12_MASK 0x1 | |
4096 | #define PMIC_RG_DC2AC_EN_VAUDP12_SHIFT 4 | |
4097 | #define PMIC_RG_AUD_DAC_PWL_UP_VA28_MASK 0x1 | |
4098 | #define PMIC_RG_AUD_DAC_PWL_UP_VA28_SHIFT 3 | |
4099 | #define PMIC_RG_AUD_DAC_PWR_UP_VA28_MASK 0x1 | |
4100 | #define PMIC_RG_AUD_DAC_PWR_UP_VA28_SHIFT 2 | |
4101 | #define PMIC_RG_AUDDACRPWRUP_VAUDP12_MASK 0x1 | |
4102 | #define PMIC_RG_AUDDACRPWRUP_VAUDP12_SHIFT 1 | |
4103 | #define PMIC_RG_AUDDACLPWRUP_VAUDP12_MASK 0x1 | |
4104 | #define PMIC_RG_AUDDACLPWRUP_VAUDP12_SHIFT 0 | |
4105 | #define PMIC_RG_AUDHPRSCDISABLE_VAUDP12_MASK 0x1 | |
4106 | #define PMIC_RG_AUDHPRSCDISABLE_VAUDP12_SHIFT 15 | |
4107 | #define PMIC_RG_AUDHPLSCDISABLE_VAUDP12_MASK 0x1 | |
4108 | #define PMIC_RG_AUDHPLSCDISABLE_VAUDP12_SHIFT 14 | |
4109 | #define PMIC_RG_AUDHSSCDISABLE_VAUDP12_MASK 0x1 | |
4110 | #define PMIC_RG_AUDHSSCDISABLE_VAUDP12_SHIFT 13 | |
4111 | #define PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP12_MASK 0xF | |
4112 | #define PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP12_SHIFT 9 | |
4113 | #define PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP12_MASK 0xF | |
4114 | #define PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP12_SHIFT 5 | |
4115 | #define PMIC_RG_AUDHSMUXINPUTSEL_VAUDP12_MASK 0x3 | |
4116 | #define PMIC_RG_AUDHSMUXINPUTSEL_VAUDP12_SHIFT 3 | |
4117 | #define PMIC_RG_AUDHPRPWRUP_VAUDP12_MASK 0x1 | |
4118 | #define PMIC_RG_AUDHPRPWRUP_VAUDP12_SHIFT 2 | |
4119 | #define PMIC_RG_AUDHPLPWRUP_VAUDP12_MASK 0x1 | |
4120 | #define PMIC_RG_AUDHPLPWRUP_VAUDP12_SHIFT 1 | |
4121 | #define PMIC_RG_AUDHSPWRUP_VAUDP12_MASK 0x1 | |
4122 | #define PMIC_RG_AUDHSPWRUP_VAUDP12_SHIFT 0 | |
4123 | #define PMIC_RG_LINENOISEENH_VAUDP12_MASK 0x1 | |
4124 | #define PMIC_RG_LINENOISEENH_VAUDP12_SHIFT 12 | |
4125 | #define PMIC_RG_HPOUT_SHORTVCM_VAUDP12_MASK 0x1 | |
4126 | #define PMIC_RG_HPOUT_SHORTVCM_VAUDP12_SHIFT 11 | |
4127 | #define PMIC_RG_HPOUTPUTRESET0_VAUDP12_MASK 0x1 | |
4128 | #define PMIC_RG_HPOUTPUTRESET0_VAUDP12_SHIFT 10 | |
4129 | #define PMIC_RG_HPINPUTRESET0_VAUDP12_MASK 0x1 | |
4130 | #define PMIC_RG_HPINPUTRESET0_VAUDP12_SHIFT 9 | |
4131 | #define PMIC_RG_HPOUTPUTSTBENH_VAUDP12_MASK 0x1 | |
4132 | #define PMIC_RG_HPOUTPUTSTBENH_VAUDP12_SHIFT 8 | |
4133 | #define PMIC_RG_HPINPUTSTBENH_VAUDP12_MASK 0x1 | |
4134 | #define PMIC_RG_HPINPUTSTBENH_VAUDP12_SHIFT 7 | |
4135 | #define PMIC_RG_PRECHARGEBUF_EN_VAUDP12_MASK 0x1 | |
4136 | #define PMIC_RG_PRECHARGEBUF_EN_VAUDP12_SHIFT 6 | |
4137 | #define PMIC_RG_AUDBGBON_VAUDP12_MASK 0x1 | |
4138 | #define PMIC_RG_AUDBGBON_VAUDP12_SHIFT 5 | |
4139 | #define PMIC_RG_AUDHSSTARTUP_VAUDP12_MASK 0x1 | |
4140 | #define PMIC_RG_AUDHSSTARTUP_VAUDP12_SHIFT 4 | |
4141 | #define PMIC_RG_AUDHPSTARTUP_VAUDP12_MASK 0x1 | |
4142 | #define PMIC_RG_AUDHPSTARTUP_VAUDP12_SHIFT 3 | |
4143 | #define PMIC_RG_AUDHSBSCCURRENT_VAUDP12_MASK 0x1 | |
4144 | #define PMIC_RG_AUDHSBSCCURRENT_VAUDP12_SHIFT 2 | |
4145 | #define PMIC_RG_AUDHPRBSCCURRENT_VAUDP12_MASK 0x1 | |
4146 | #define PMIC_RG_AUDHPRBSCCURRENT_VAUDP12_SHIFT 1 | |
4147 | #define PMIC_RG_AUDHPLBSCCURRENT_VAUDP12_MASK 0x1 | |
4148 | #define PMIC_RG_AUDHPLBSCCURRENT_VAUDP12_SHIFT 0 | |
4149 | #define PMIC_RG_HSOUT_SHORTVCM_VAUDP12_MASK 0x1 | |
4150 | #define PMIC_RG_HSOUT_SHORTVCM_VAUDP12_SHIFT 7 | |
4151 | #define PMIC_RG_HPOUTSTB_RSEL_VAUDP12_MASK 0x7 | |
4152 | #define PMIC_RG_HPOUTSTB_RSEL_VAUDP12_SHIFT 4 | |
4153 | #define PMIC_RG_HSOUTPUTRESET0_VAUDP12_MASK 0x1 | |
4154 | #define PMIC_RG_HSOUTPUTRESET0_VAUDP12_SHIFT 3 | |
4155 | #define PMIC_RG_HSINPUTRESET0_VAUDP12_MASK 0x1 | |
4156 | #define PMIC_RG_HSINPUTRESET0_VAUDP12_SHIFT 2 | |
4157 | #define PMIC_RG_HSOUTPUTSTBENH_VAUDP12_MASK 0x1 | |
4158 | #define PMIC_RG_HSOUTPUTSTBENH_VAUDP12_SHIFT 1 | |
4159 | #define PMIC_RG_HSINPUTSTBENH_VAUDP12_MASK 0x1 | |
4160 | #define PMIC_RG_HSINPUTSTBENH_VAUDP12_SHIFT 0 | |
4161 | #define PMIC_RG_LINE_PULL0V_VAUDP12_MASK 0x3 | |
4162 | #define PMIC_RG_LINE_PULL0V_VAUDP12_SHIFT 13 | |
4163 | #define PMIC_RG_AUDHPRFINETRIM_VAUDP12_MASK 0x3 | |
4164 | #define PMIC_RG_AUDHPRFINETRIM_VAUDP12_SHIFT 11 | |
4165 | #define PMIC_RG_AUDHPLFINETRIM_VAUDP12_MASK 0x3 | |
4166 | #define PMIC_RG_AUDHPLFINETRIM_VAUDP12_SHIFT 9 | |
4167 | #define PMIC_RG_AUDHPTRIM_EN_VAUDP12_MASK 0x1 | |
4168 | #define PMIC_RG_AUDHPTRIM_EN_VAUDP12_SHIFT 8 | |
4169 | #define PMIC_RG_AUDHPRTRIM_VAUDP12_MASK 0xF | |
4170 | #define PMIC_RG_AUDHPRTRIM_VAUDP12_SHIFT 4 | |
4171 | #define PMIC_RG_AUDHPLTRIM_VAUDP12_MASK 0xF | |
4172 | #define PMIC_RG_AUDHPLTRIM_VAUDP12_SHIFT 0 | |
4173 | #define PMIC_RG_ABIDEC_RESERVED_VAUDP12_MASK 0xFF | |
4174 | #define PMIC_RG_ABIDEC_RESERVED_VAUDP12_SHIFT 8 | |
4175 | #define PMIC_RG_ABIDEC_RESERVED_VA28_MASK 0xFF | |
4176 | #define PMIC_RG_ABIDEC_RESERVED_VA28_SHIFT 0 | |
4177 | #define PMIC_RG_AUDIBIASPWRDN_VAUDP12_MASK 0x1 | |
4178 | #define PMIC_RG_AUDIBIASPWRDN_VAUDP12_SHIFT 12 | |
4179 | #define PMIC_RG_AUDBIASADJ_1_VAUDP12_MASK 0x3F | |
4180 | #define PMIC_RG_AUDBIASADJ_1_VAUDP12_SHIFT 6 | |
4181 | #define PMIC_RG_AUDBIASADJ_0_VAUDP12_MASK 0x3F | |
4182 | #define PMIC_RG_AUDBIASADJ_0_VAUDP12_SHIFT 0 | |
4183 | #define PMIC_RG_CHARGEOPTION_DEPOP_VA28_MASK 0x1 | |
4184 | #define PMIC_RG_CHARGEOPTION_DEPOP_VA28_SHIFT 6 | |
4185 | #define PMIC_RG_DEPOP_ISEL_VA28_MASK 0x3 | |
4186 | #define PMIC_RG_DEPOP_ISEL_VA28_SHIFT 4 | |
4187 | #define PMIC_RG_DEPOP_VCMGEN_EN_VA28_MASK 0x1 | |
4188 | #define PMIC_RG_DEPOP_VCMGEN_EN_VA28_SHIFT 3 | |
4189 | #define PMIC_RG_DEPOP_RSEL_VA28_MASK 0x3 | |
4190 | #define PMIC_RG_DEPOP_RSEL_VA28_SHIFT 1 | |
4191 | #define PMIC_RG_DEPOP_REN_VA28_MASK 0x1 | |
4192 | #define PMIC_RG_DEPOP_REN_VA28_SHIFT 0 | |
4193 | #define PMIC_RG_AUDIVRMUTE_VAUDP12_MASK 0x1 | |
4194 | #define PMIC_RG_AUDIVRMUTE_VAUDP12_SHIFT 13 | |
4195 | #define PMIC_RG_AUDIVRMUXSEL_VAUDP12_MASK 0x7 | |
4196 | #define PMIC_RG_AUDIVRMUXSEL_VAUDP12_SHIFT 10 | |
4197 | #define PMIC_RG_AUDIVRSTARTUP_VAUDP12_MASK 0x1 | |
4198 | #define PMIC_RG_AUDIVRSTARTUP_VAUDP12_SHIFT 9 | |
4199 | #define PMIC_RG_AUDIVRPWRUP_VAUDP12_MASK 0x1 | |
4200 | #define PMIC_RG_AUDIVRPWRUP_VAUDP12_SHIFT 8 | |
4201 | #define PMIC_RG_AUDIVLMUTE_VAUDP12_MASK 0x1 | |
4202 | #define PMIC_RG_AUDIVLMUTE_VAUDP12_SHIFT 5 | |
4203 | #define PMIC_RG_AUDIVLMUXSEL_VAUDP12_MASK 0x7 | |
4204 | #define PMIC_RG_AUDIVLMUXSEL_VAUDP12_SHIFT 2 | |
4205 | #define PMIC_RG_AUDIVLSTARTUP_VAUDP12_MASK 0x1 | |
4206 | #define PMIC_RG_AUDIVLSTARTUP_VAUDP12_SHIFT 1 | |
4207 | #define PMIC_RG_AUDIVLPWRUP_VAUDP12_MASK 0x1 | |
4208 | #define PMIC_RG_AUDIVLPWRUP_VAUDP12_SHIFT 0 | |
4209 | #define PMIC_RG_SEL_DELAY_VCORE_MASK 0x1 | |
4210 | #define PMIC_RG_SEL_DELAY_VCORE_SHIFT 4 | |
4211 | #define PMIC_RG_SEL_ENCODER_96K_VA28_MASK 0x1 | |
4212 | #define PMIC_RG_SEL_ENCODER_96K_VA28_SHIFT 3 | |
4213 | #define PMIC_RG_SEL_DECODER_96K_VA28_MASK 0x1 | |
4214 | #define PMIC_RG_SEL_DECODER_96K_VA28_SHIFT 2 | |
4215 | #define PMIC_RG_RSTB_ENCODER_VA28_MASK 0x1 | |
4216 | #define PMIC_RG_RSTB_ENCODER_VA28_SHIFT 1 | |
4217 | #define PMIC_RG_RSTB_DECODER_VA28_MASK 0x1 | |
4218 | #define PMIC_RG_RSTB_DECODER_VA28_SHIFT 0 | |
4219 | #define PMIC_RG_VA28REFGEN_EN_VA28_MASK 0x1 | |
4220 | #define PMIC_RG_VA28REFGEN_EN_VA28_SHIFT 11 | |
4221 | #define PMIC_RG_VA33REFGEN_EN_VA33_MASK 0x1 | |
4222 | #define PMIC_RG_VA33REFGEN_EN_VA33_SHIFT 10 | |
4223 | #define PMIC_RG_VBATREFGEN_EN_VBAT_MASK 0x1 | |
4224 | #define PMIC_RG_VBATREFGEN_EN_VBAT_SHIFT 9 | |
4225 | #define PMIC_RG_VBATPREREG_PDDIS_EN_VBAT_MASK 0x1 | |
4226 | #define PMIC_RG_VBATPREREG_PDDIS_EN_VBAT_SHIFT 8 | |
4227 | #define PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA28_MASK 0x1 | |
4228 | #define PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA28_SHIFT 7 | |
4229 | #define PMIC_RG_LCLDO_ENC_PDDIS_EN_VA28_MASK 0x1 | |
4230 | #define PMIC_RG_LCLDO_ENC_PDDIS_EN_VA28_SHIFT 6 | |
4231 | #define PMIC_RG_LCLDO_VOSEL_VA33_MASK 0x1 | |
4232 | #define PMIC_RG_LCLDO_VOSEL_VA33_SHIFT 5 | |
4233 | #define PMIC_RG_LCLDO_REMOTE_SENSE_VA33_MASK 0x1 | |
4234 | #define PMIC_RG_LCLDO_REMOTE_SENSE_VA33_SHIFT 4 | |
4235 | #define PMIC_RG_LCLDO_PDDIS_EN_VA33_MASK 0x1 | |
4236 | #define PMIC_RG_LCLDO_PDDIS_EN_VA33_SHIFT 3 | |
4237 | #define PMIC_RG_HCLDO_VOSEL_VA33_MASK 0x1 | |
4238 | #define PMIC_RG_HCLDO_VOSEL_VA33_SHIFT 2 | |
4239 | #define PMIC_RG_HCLDO_REMOTE_SENSE_VA33_MASK 0x1 | |
4240 | #define PMIC_RG_HCLDO_REMOTE_SENSE_VA33_SHIFT 1 | |
4241 | #define PMIC_RG_HCLDO_PDDIS_EN_VA33_MASK 0x1 | |
4242 | #define PMIC_RG_HCLDO_PDDIS_EN_VA33_SHIFT 0 | |
4243 | #define PMIC_RG_AUDPMU_RESERVED_VAUDP12_MASK 0xF | |
4244 | #define PMIC_RG_AUDPMU_RESERVED_VAUDP12_SHIFT 12 | |
4245 | #define PMIC_RG_AUDPMU_RESERVED_VA28_MASK 0xF | |
4246 | #define PMIC_RG_AUDPMU_RESERVED_VA28_SHIFT 8 | |
4247 | #define PMIC_RG_AUDPMU_RESERVED_VA33_MASK 0xF | |
4248 | #define PMIC_RG_AUDPMU_RESERVED_VA33_SHIFT 4 | |
4249 | #define PMIC_RG_AUDPMU_RESERVED_VBAT_MASK 0xF | |
4250 | #define PMIC_RG_AUDPMU_RESERVED_VBAT_SHIFT 0 | |
4251 | #define PMIC_DA_NVREG_EN_VAUDP12_MASK 0x1 | |
4252 | #define PMIC_DA_NVREG_EN_VAUDP12_SHIFT 3 | |
4253 | #define PMIC_RG_ACC_DCC_SEL_AUDGLB_VA28_MASK 0x1 | |
4254 | #define PMIC_RG_ACC_DCC_SEL_AUDGLB_VA28_SHIFT 2 | |
4255 | #define PMIC_RG_AUDGLB_PWRDN_VA28_MASK 0x1 | |
4256 | #define PMIC_RG_AUDGLB_PWRDN_VA28_SHIFT 1 | |
4257 | #define PMIC_RG_NVREG_PULL0V_VAUDP12_MASK 0x1 | |
4258 | #define PMIC_RG_NVREG_PULL0V_VAUDP12_SHIFT 0 | |
4259 | #define PMIC_RG_NCP_REMOTE_SENSE_VA18_MASK 0x1 | |
4260 | #define PMIC_RG_NCP_REMOTE_SENSE_VA18_SHIFT 15 | |
4261 | #define PMIC_DA_HCLDO_EN_VA33_MASK 0x1 | |
4262 | #define PMIC_DA_HCLDO_EN_VA33_SHIFT 14 | |
4263 | #define PMIC_DA_LCLDO_EN_VA33_MASK 0x1 | |
4264 | #define PMIC_DA_LCLDO_EN_VA33_SHIFT 13 | |
4265 | #define PMIC_DA_LCLDO_ENC_EN_VA28_MASK 0x1 | |
4266 | #define PMIC_DA_LCLDO_ENC_EN_VA28_SHIFT 12 | |
4267 | #define PMIC_DA_VBATPREREG_EN_VBAT_MASK 0x1 | |
4268 | #define PMIC_DA_VBATPREREG_EN_VBAT_SHIFT 11 | |
4269 | #define PMIC_RG_AUDPREAMPIDDTEST_MASK 0x3 | |
4270 | #define PMIC_RG_AUDPREAMPIDDTEST_SHIFT 10 | |
4271 | #define PMIC_RG_AUDPREAMPRPGATEST_MASK 0x1 | |
4272 | #define PMIC_RG_AUDPREAMPRPGATEST_SHIFT 9 | |
4273 | #define PMIC_RG_AUDPREAMPLPGATEST_MASK 0x1 | |
4274 | #define PMIC_RG_AUDPREAMPLPGATEST_SHIFT 8 | |
4275 | #define PMIC_RG_AUDPREAMPRINPUTSEL_MASK 0x7 | |
4276 | #define PMIC_RG_AUDPREAMPRINPUTSEL_SHIFT 5 | |
4277 | #define PMIC_RG_AUDPREAMPLINPUTSEL_MASK 0x7 | |
4278 | #define PMIC_RG_AUDPREAMPLINPUTSEL_SHIFT 2 | |
4279 | #define PMIC_RG_AUDPREAMPRON_MASK 0x1 | |
4280 | #define PMIC_RG_AUDPREAMPRON_SHIFT 1 | |
4281 | #define PMIC_RG_AUDPREAMPLON_MASK 0x1 | |
4282 | #define PMIC_RG_AUDPREAMPLON_SHIFT 0 | |
4283 | #define PMIC_RG_AUDADC3RDSTAGERESET_MASK 0x1 | |
4284 | #define PMIC_RG_AUDADC3RDSTAGERESET_SHIFT 14 | |
4285 | #define PMIC_RG_AUDADC2NDSTAGERESET_MASK 0x1 | |
4286 | #define PMIC_RG_AUDADC2NDSTAGERESET_SHIFT 13 | |
4287 | #define PMIC_RG_AUDADC2NDSTAGEIDDTEST_MASK 0x3 | |
4288 | #define PMIC_RG_AUDADC2NDSTAGEIDDTEST_SHIFT 11 | |
4289 | #define PMIC_RG_AUDADC1STSTAGEIDDTEST_MASK 0x3 | |
4290 | #define PMIC_RG_AUDADC1STSTAGEIDDTEST_SHIFT 9 | |
4291 | #define PMIC_RG_AUDADCCLKSEL_MASK 0x1 | |
4292 | #define PMIC_RG_AUDADCCLKSEL_SHIFT 8 | |
4293 | #define PMIC_RG_AUDADCRINPUTSEL_MASK 0x7 | |
4294 | #define PMIC_RG_AUDADCRINPUTSEL_SHIFT 5 | |
4295 | #define PMIC_RG_AUDADCLINPUTSEL_MASK 0x7 | |
4296 | #define PMIC_RG_AUDADCLINPUTSEL_SHIFT 2 | |
4297 | #define PMIC_RG_AUDADCRPWRUP_MASK 0x1 | |
4298 | #define PMIC_RG_AUDADCRPWRUP_SHIFT 1 | |
4299 | #define PMIC_RG_AUDADCLPWRUP_MASK 0x1 | |
4300 | #define PMIC_RG_AUDADCLPWRUP_SHIFT 0 | |
4301 | #define PMIC_RG_AUDRCTUNELSEL_MASK 0x1 | |
4302 | #define PMIC_RG_AUDRCTUNELSEL_SHIFT 13 | |
4303 | #define PMIC_RG_AUDRCTUNEL_MASK 0x1F | |
4304 | #define PMIC_RG_AUDRCTUNEL_SHIFT 8 | |
4305 | #define PMIC_RG_AUDADCFFBYPASS_MASK 0x1 | |
4306 | #define PMIC_RG_AUDADCFFBYPASS_SHIFT 7 | |
4307 | #define PMIC_RG_AUDADCBYPASS_MASK 0x1 | |
4308 | #define PMIC_RG_AUDADCBYPASS_SHIFT 6 | |
4309 | #define PMIC_RG_AUDADCFLASHIDDTEST_MASK 0x3 | |
4310 | #define PMIC_RG_AUDADCFLASHIDDTEST_SHIFT 4 | |
4311 | #define PMIC_RG_AUDADCREFBUFIDDTEST_MASK 0x3 | |
4312 | #define PMIC_RG_AUDADCREFBUFIDDTEST_SHIFT 2 | |
4313 | #define PMIC_RG_AUDADCDACIDDTEST_MASK 0x3 | |
4314 | #define PMIC_RG_AUDADCDACIDDTEST_SHIFT 0 | |
4315 | #define PMIC_RG_AUDADCDACFBCURRENT_MASK 0x1 | |
4316 | #define PMIC_RG_AUDADCDACFBCURRENT_SHIFT 7 | |
4317 | #define PMIC_RG_AUDADCNODEM_MASK 0x1 | |
4318 | #define PMIC_RG_AUDADCNODEM_SHIFT 6 | |
4319 | #define PMIC_RG_AUDRCTUNERSEL_MASK 0x1 | |
4320 | #define PMIC_RG_AUDRCTUNERSEL_SHIFT 5 | |
4321 | #define PMIC_RG_AUDRCTUNER_MASK 0x1F | |
4322 | #define PMIC_RG_AUDRCTUNER_SHIFT 0 | |
4323 | #define PMIC_RG_AUDADCTESTDATA_MASK 0xFFFF | |
4324 | #define PMIC_RG_AUDADCTESTDATA_SHIFT 0 | |
4325 | #define PMIC_RG_AUDADCDACNRZ_MASK 0x1 | |
4326 | #define PMIC_RG_AUDADCDACNRZ_SHIFT 4 | |
4327 | #define PMIC_RG_AUDADCFSRESET_MASK 0x1 | |
4328 | #define PMIC_RG_AUDADCFSRESET_SHIFT 3 | |
4329 | #define PMIC_RG_AUDADCDACTEST_MASK 0x1 | |
4330 | #define PMIC_RG_AUDADCDACTEST_SHIFT 2 | |
4331 | #define PMIC_RG_AUDADCNOPATEST_MASK 0x1 | |
4332 | #define PMIC_RG_AUDADCNOPATEST_SHIFT 1 | |
4333 | #define PMIC_RG_AUDADCWIDECM_MASK 0x1 | |
4334 | #define PMIC_RG_AUDADCWIDECM_SHIFT 0 | |
4335 | #define PMIC_RG_AUDSPAREVA18_MASK 0xFF | |
4336 | #define PMIC_RG_AUDSPAREVA18_SHIFT 8 | |
4337 | #define PMIC_RG_AUDSPAREVA28_MASK 0xFF | |
4338 | #define PMIC_RG_AUDSPAREVA28_SHIFT 0 | |
4339 | #define PMIC_RG_AUDSPAREVAUDP_MASK 0xF | |
4340 | #define PMIC_RG_AUDSPAREVAUDP_SHIFT 4 | |
4341 | #define PMIC_RG_AUDSPAREVMIC_MASK 0xF | |
4342 | #define PMIC_RG_AUDSPAREVMIC_SHIFT 0 | |
4343 | #define PMIC_RG_AUDMICBIASVREF_MASK 0x3 | |
4344 | #define PMIC_RG_AUDMICBIASVREF_SHIFT 9 | |
4345 | #define PMIC_RG_AUDPWDBMICBIAS_MASK 0x1 | |
4346 | #define PMIC_RG_AUDPWDBMICBIAS_SHIFT 8 | |
4347 | #define PMIC_RG_AUDDIGMICBIAS_MASK 0x3 | |
4348 | #define PMIC_RG_AUDDIGMICBIAS_SHIFT 6 | |
4349 | #define PMIC_RG_AUDDIGMICNDUTY_MASK 0x3 | |
4350 | #define PMIC_RG_AUDDIGMICNDUTY_SHIFT 4 | |
4351 | #define PMIC_RG_AUDDIGMICPDUTY_MASK 0x3 | |
4352 | #define PMIC_RG_AUDDIGMICPDUTY_SHIFT 2 | |
4353 | #define PMIC_RG_AUDDIGMICEN_MASK 0x1 | |
4354 | #define PMIC_RG_AUDDIGMICEN_SHIFT 0 | |
4355 | #define PMIC_RG_AUDLSBUFRMUTE_MASK 0x1 | |
4356 | #define PMIC_RG_AUDLSBUFRMUTE_SHIFT 15 | |
4357 | #define PMIC_RG_AUDLSBUFRGAIN_MASK 0x7 | |
4358 | #define PMIC_RG_AUDLSBUFRGAIN_SHIFT 9 | |
4359 | #define PMIC_RG_AUDLSBUFLMUTE_MASK 0x1 | |
4360 | #define PMIC_RG_AUDLSBUFLMUTE_SHIFT 8 | |
4361 | #define PMIC_RG_AUDLSBUFLGAIN_MASK 0x7 | |
4362 | #define PMIC_RG_AUDLSBUFLGAIN_SHIFT 2 | |
4363 | #define PMIC_RG_AUDLSBUFRPWRUP_MASK 0x1 | |
4364 | #define PMIC_RG_AUDLSBUFRPWRUP_SHIFT 1 | |
4365 | #define PMIC_RG_AUDLSBUFLPWRUP_MASK 0x1 | |
4366 | #define PMIC_RG_AUDLSBUFLPWRUP_SHIFT 0 | |
4367 | #define PMIC_RG_AUDLSBUF2IDDTEST_MASK 0x3 | |
4368 | #define PMIC_RG_AUDLSBUF2IDDTEST_SHIFT 8 | |
4369 | #define PMIC_RG_AUDLSBUFIDDTEST_MASK 0x3 | |
4370 | #define PMIC_RG_AUDLSBUFIDDTEST_SHIFT 6 | |
4371 | #define PMIC_RG_AUDLSBUFRINPUTSEL_MASK 0x7 | |
4372 | #define PMIC_RG_AUDLSBUFRINPUTSEL_SHIFT 3 | |
4373 | #define PMIC_RG_AUDLSBUFLINPUTSEL_MASK 0x7 | |
4374 | #define PMIC_RG_AUDLSBUFLINPUTSEL_SHIFT 0 | |
4375 | #define PMIC_RG_AUDENCSPAREVA18_MASK 0xFF | |
4376 | #define PMIC_RG_AUDENCSPAREVA18_SHIFT 8 | |
4377 | #define PMIC_RG_AUDENCSPAREVA28_MASK 0xFF | |
4378 | #define PMIC_RG_AUDENCSPAREVA28_SHIFT 0 | |
4379 | #define PMIC_RG_CLKSQ_MONEN_VA28_MASK 0x1 | |
4380 | #define PMIC_RG_CLKSQ_MONEN_VA28_SHIFT 0 | |
4381 | #define PMIC_RG_AUDENC_reserved_MASK 0xFF | |
4382 | #define PMIC_RG_AUDENC_reserved_SHIFT 8 | |
4383 | #define PMIC_RG_AUDPREAMPR_reserved_MASK 0x1 | |
4384 | #define PMIC_RG_AUDPREAMPR_reserved_SHIFT 7 | |
4385 | #define PMIC_RG_AUDPREAMPRGAIN_MASK 0x7 | |
4386 | #define PMIC_RG_AUDPREAMPRGAIN_SHIFT 4 | |
4387 | #define PMIC_RG_AUDPREAMPL_reserved_MASK 0x1 | |
4388 | #define PMIC_RG_AUDPREAMPL_reserved_SHIFT 3 | |
4389 | #define PMIC_RG_AUDPREAMPLGAIN_MASK 0x7 | |
4390 | #define PMIC_RG_AUDPREAMPLGAIN_SHIFT 0 | |
4391 | #define PMIC_RG_AUDZCDMUXSEL_VAUDP12_MASK 0x7 | |
4392 | #define PMIC_RG_AUDZCDMUXSEL_VAUDP12_SHIFT 8 | |
4393 | #define PMIC_RG_AUDZCDCLKSEL_VAUDP12_MASK 0x1 | |
4394 | #define PMIC_RG_AUDZCDCLKSEL_VAUDP12_SHIFT 7 | |
4395 | #define PMIC_RG_AUDZCDTIMEOUTMODESEL_MASK 0x1 | |
4396 | #define PMIC_RG_AUDZCDTIMEOUTMODESEL_SHIFT 6 | |
4397 | #define PMIC_RG_AUDZCDGAINSTEPSIZE_MASK 0x3 | |
4398 | #define PMIC_RG_AUDZCDGAINSTEPSIZE_SHIFT 4 | |
4399 | #define PMIC_RG_AUDZCDGAINSTEPTIME_MASK 0x7 | |
4400 | #define PMIC_RG_AUDZCDGAINSTEPTIME_SHIFT 1 | |
4401 | #define PMIC_RG_AUDZCDENABLE_MASK 0x1 | |
4402 | #define PMIC_RG_AUDZCDENABLE_SHIFT 0 | |
4403 | #define PMIC_RG_AUDLINEGAIN_MASK 0xF | |
4404 | #define PMIC_RG_AUDLINEGAIN_SHIFT 0 | |
4405 | #define PMIC_RG_AUDHPRGAIN_MASK 0xF | |
4406 | #define PMIC_RG_AUDHPRGAIN_SHIFT 8 | |
4407 | #define PMIC_RG_AUDHPLGAIN_MASK 0xF | |
4408 | #define PMIC_RG_AUDHPLGAIN_SHIFT 0 | |
4409 | #define PMIC_RG_AUDHSGAIN_MASK 0xF | |
4410 | #define PMIC_RG_AUDHSGAIN_SHIFT 0 | |
4411 | #define PMIC_RG_AUDIVRGAIN_MASK 0x7 | |
4412 | #define PMIC_RG_AUDIVRGAIN_SHIFT 8 | |
4413 | #define PMIC_RG_AUDIVLGAIN_MASK 0x7 | |
4414 | #define PMIC_RG_AUDIVLGAIN_SHIFT 0 | |
4415 | #define PMIC_RG_AUDINTGAIN2_MASK 0x3F | |
4416 | #define PMIC_RG_AUDINTGAIN2_SHIFT 8 | |
4417 | #define PMIC_RG_AUDINTGAIN1_MASK 0x3F | |
4418 | #define PMIC_RG_AUDINTGAIN1_SHIFT 0 | |
4419 | #define PMIC_RG_DIVCKS_CHG_MASK 0x1 | |
4420 | #define PMIC_RG_DIVCKS_CHG_SHIFT 13 | |
4421 | #define PMIC_RG_DIVCKS_ON_MASK 0x1 | |
4422 | #define PMIC_RG_DIVCKS_ON_SHIFT 12 | |
4423 | #define PMIC_RG_DIVCKS_PRG_MASK 0x1FF | |
4424 | #define PMIC_RG_DIVCKS_PRG_SHIFT 0 | |
4425 | #define PMIC_RG_PWD_NCP_MASK 0x1 | |
4426 | #define PMIC_RG_PWD_NCP_SHIFT 0 | |
4427 | #define PMIC_RG_DCXO_S2A_LOADC2_MASK 0x1 | |
4428 | #define PMIC_RG_DCXO_S2A_LOADC2_SHIFT 14 | |
4429 | #define PMIC_RG_DCXO_S2A_LDO_AFE_EN_MASK 0x1 | |
4430 | #define PMIC_RG_DCXO_S2A_LDO_AFE_EN_SHIFT 13 | |
4431 | #define PMIC_RG_DCXO_S2A_LDO_BB_EN_MASK 0x1 | |
4432 | #define PMIC_RG_DCXO_S2A_LDO_BB_EN_SHIFT 12 | |
4433 | #define PMIC_RG_DCXO_S2A_RF2_RCTB_MASK 0x1 | |
4434 | #define PMIC_RG_DCXO_S2A_RF2_RCTB_SHIFT 11 | |
4435 | #define PMIC_RG_DCXO_S2A_LDO_RF2_EN_MASK 0x1 | |
4436 | #define PMIC_RG_DCXO_S2A_LDO_RF2_EN_SHIFT 10 | |
4437 | #define PMIC_RG_DCXO_S2A_RF1_RCTB_MASK 0x1 | |
4438 | #define PMIC_RG_DCXO_S2A_RF1_RCTB_SHIFT 9 | |
4439 | #define PMIC_RG_DCXO_S2A_LDO_RF1_EN_MASK 0x1 | |
4440 | #define PMIC_RG_DCXO_S2A_LDO_RF1_EN_SHIFT 8 | |
4441 | #define PMIC_RG_DCXO_S2A_ACL_TARGET_MASK 0xF | |
4442 | #define PMIC_RG_DCXO_S2A_ACL_TARGET_SHIFT 4 | |
4443 | #define PMIC_RG_DCXO_S2A_ACL_EN_MASK 0x1 | |
4444 | #define PMIC_RG_DCXO_S2A_ACL_EN_SHIFT 3 | |
4445 | #define PMIC_RG_DCXO_S2A_LDO_TOP_BYP_MASK 0x1 | |
4446 | #define PMIC_RG_DCXO_S2A_LDO_TOP_BYP_SHIFT 2 | |
4447 | #define PMIC_RG_DCXO_S2A_LDO_TOP_EN_MASK 0x1 | |
4448 | #define PMIC_RG_DCXO_S2A_LDO_TOP_EN_SHIFT 1 | |
4449 | #define PMIC_RG_DCXO_S2A_BANDGAP_EN_MASK 0x1 | |
4450 | #define PMIC_RG_DCXO_S2A_BANDGAP_EN_SHIFT 0 | |
4451 | #define PMIC_RG_DCXO_S2A_RSV_MASK 0x3 | |
4452 | #define PMIC_RG_DCXO_S2A_RSV_SHIFT 14 | |
4453 | #define PMIC_RG_DCXO_S2A_TMP1_C2_MASK 0xFF | |
4454 | #define PMIC_RG_DCXO_S2A_TMP1_C2_SHIFT 6 | |
4455 | #define PMIC_RG_DCXO_S2A_TMP1_C1_MASK 0x7 | |
4456 | #define PMIC_RG_DCXO_S2A_TMP1_C1_SHIFT 3 | |
4457 | #define PMIC_RG_DCXO_S2A_TMP1_TIELOW_EN_MASK 0x1 | |
4458 | #define PMIC_RG_DCXO_S2A_TMP1_TIELOW_EN_SHIFT 2 | |
4459 | #define PMIC_RG_DCXO_S2A_TMP1_PREBUF_EN_MASK 0x1 | |
4460 | #define PMIC_RG_DCXO_S2A_TMP1_PREBUF_EN_SHIFT 1 | |
4461 | #define PMIC_RG_DCXO_S2A_TMP1_LDO_FPM_EN_MASK 0x1 | |
4462 | #define PMIC_RG_DCXO_S2A_TMP1_LDO_FPM_EN_SHIFT 0 | |
4463 | #define PMIC_RG_DCXO_S2A_TMP1_FPMBUF_BIAS_EN_MASK 0x1 | |
4464 | #define PMIC_RG_DCXO_S2A_TMP1_FPMBUF_BIAS_EN_SHIFT 12 | |
4465 | #define PMIC_RG_DCXO_S2A_TMP1_CAP_LOW_MASK 0x1 | |
4466 | #define PMIC_RG_DCXO_S2A_TMP1_CAP_LOW_SHIFT 11 | |
4467 | #define PMIC_RG_DCXO_S2A_TMP1_CAP_HIGH_MASK 0x1 | |
4468 | #define PMIC_RG_DCXO_S2A_TMP1_CAP_HIGH_SHIFT 10 | |
4469 | #define PMIC_RG_DCXO_S2A_TMP1_RSV_MASK 0x3 | |
4470 | #define PMIC_RG_DCXO_S2A_TMP1_RSV_SHIFT 8 | |
4471 | #define PMIC_RG_DCXO_S2A_TMP1_ICONT_MASK 0xFF | |
4472 | #define PMIC_RG_DCXO_S2A_TMP1_ICONT_SHIFT 0 | |
4473 | #define PMIC_RG_DCXO_S2A_TMP2_C2_MASK 0xFF | |
4474 | #define PMIC_RG_DCXO_S2A_TMP2_C2_SHIFT 6 | |
4475 | #define PMIC_RG_DCXO_S2A_TMP2_C1_MASK 0x7 | |
4476 | #define PMIC_RG_DCXO_S2A_TMP2_C1_SHIFT 3 | |
4477 | #define PMIC_RG_DCXO_S2A_TMP2_TIELOW_EN_MASK 0x1 | |
4478 | #define PMIC_RG_DCXO_S2A_TMP2_TIELOW_EN_SHIFT 2 | |
4479 | #define PMIC_RG_DCXO_S2A_TMP2_PREBUF_EN_MASK 0x1 | |
4480 | #define PMIC_RG_DCXO_S2A_TMP2_PREBUF_EN_SHIFT 1 | |
4481 | #define PMIC_RG_DCXO_S2A_TMP2_LDO_FPM_EN_MASK 0x1 | |
4482 | #define PMIC_RG_DCXO_S2A_TMP2_LDO_FPM_EN_SHIFT 0 | |
4483 | #define PMIC_RG_DCXO_S2A_TMP2_FPMBUF_BIAS_EN_MASK 0x1 | |
4484 | #define PMIC_RG_DCXO_S2A_TMP2_FPMBUF_BIAS_EN_SHIFT 12 | |
4485 | #define PMIC_RG_DCXO_S2A_TMP2_CAP_LOW_MASK 0x1 | |
4486 | #define PMIC_RG_DCXO_S2A_TMP2_CAP_LOW_SHIFT 11 | |
4487 | #define PMIC_RG_DCXO_S2A_TMP2_CAP_HIGH_MASK 0x1 | |
4488 | #define PMIC_RG_DCXO_S2A_TMP2_CAP_HIGH_SHIFT 10 | |
4489 | #define PMIC_RG_DCXO_S2A_TMP2_RSV_MASK 0x3 | |
4490 | #define PMIC_RG_DCXO_S2A_TMP2_RSV_SHIFT 8 | |
4491 | #define PMIC_RG_DCXO_S2A_TMP2_ICONT_MASK 0xFF | |
4492 | #define PMIC_RG_DCXO_S2A_TMP2_ICONT_SHIFT 0 | |
4493 | #define PMIC_RG_DCXO_S2A_TMP3_C2_MASK 0xFF | |
4494 | #define PMIC_RG_DCXO_S2A_TMP3_C2_SHIFT 6 | |
4495 | #define PMIC_RG_DCXO_S2A_TMP3_C1_MASK 0x7 | |
4496 | #define PMIC_RG_DCXO_S2A_TMP3_C1_SHIFT 3 | |
4497 | #define PMIC_RG_DCXO_S2A_TMP3_TIELOW_EN_MASK 0x1 | |
4498 | #define PMIC_RG_DCXO_S2A_TMP3_TIELOW_EN_SHIFT 2 | |
4499 | #define PMIC_RG_DCXO_S2A_TMP3_PREBUF_EN_MASK 0x1 | |
4500 | #define PMIC_RG_DCXO_S2A_TMP3_PREBUF_EN_SHIFT 1 | |
4501 | #define PMIC_RG_DCXO_S2A_TMP3_LDO_FPM_EN_MASK 0x1 | |
4502 | #define PMIC_RG_DCXO_S2A_TMP3_LDO_FPM_EN_SHIFT 0 | |
4503 | #define PMIC_RG_DCXO_S2A_TMP3_FPMBUF_BIAS_EN_MASK 0x1 | |
4504 | #define PMIC_RG_DCXO_S2A_TMP3_FPMBUF_BIAS_EN_SHIFT 12 | |
4505 | #define PMIC_RG_DCXO_S2A_TMP3_CAP_LOW_MASK 0x1 | |
4506 | #define PMIC_RG_DCXO_S2A_TMP3_CAP_LOW_SHIFT 11 | |
4507 | #define PMIC_RG_DCXO_S2A_TMP3_CAP_HIGH_MASK 0x1 | |
4508 | #define PMIC_RG_DCXO_S2A_TMP3_CAP_HIGH_SHIFT 10 | |
4509 | #define PMIC_RG_DCXO_S2A_TMP3_RSV_MASK 0x3 | |
4510 | #define PMIC_RG_DCXO_S2A_TMP3_RSV_SHIFT 8 | |
4511 | #define PMIC_RG_DCXO_S2A_TMP3_ICONT_MASK 0xFF | |
4512 | #define PMIC_RG_DCXO_S2A_TMP3_ICONT_SHIFT 0 | |
4513 | #define PMIC_RG_DCXO_S2A_FINAL_C2_MASK 0xFF | |
4514 | #define PMIC_RG_DCXO_S2A_FINAL_C2_SHIFT 6 | |
4515 | #define PMIC_RG_DCXO_S2A_FINAL_C1_MASK 0x7 | |
4516 | #define PMIC_RG_DCXO_S2A_FINAL_C1_SHIFT 3 | |
4517 | #define PMIC_RG_DCXO_S2A_FINAL_TIELOW_EN_MASK 0x1 | |
4518 | #define PMIC_RG_DCXO_S2A_FINAL_TIELOW_EN_SHIFT 2 | |
4519 | #define PMIC_RG_DCXO_S2A_FINAL_PREBUF_EN_MASK 0x1 | |
4520 | #define PMIC_RG_DCXO_S2A_FINAL_PREBUF_EN_SHIFT 1 | |
4521 | #define PMIC_RG_DCXO_S2A_FINAL_LDO_FPM_EN_MASK 0x1 | |
4522 | #define PMIC_RG_DCXO_S2A_FINAL_LDO_FPM_EN_SHIFT 0 | |
4523 | #define PMIC_RG_DCXO_S2A_FINAL_FPMBUF_BIAS_EN_MASK 0x1 | |
4524 | #define PMIC_RG_DCXO_S2A_FINAL_FPMBUF_BIAS_EN_SHIFT 12 | |
4525 | #define PMIC_RG_DCXO_S2A_FINAL_CAP_LOW_MASK 0x1 | |
4526 | #define PMIC_RG_DCXO_S2A_FINAL_CAP_LOW_SHIFT 11 | |
4527 | #define PMIC_RG_DCXO_S2A_FINAL_CAP_HIGH_MASK 0x1 | |
4528 | #define PMIC_RG_DCXO_S2A_FINAL_CAP_HIGH_SHIFT 10 | |
4529 | #define PMIC_RG_DCXO_S2A_FINAL_RSV_MASK 0x3 | |
4530 | #define PMIC_RG_DCXO_S2A_FINAL_RSV_SHIFT 8 | |
4531 | #define PMIC_RG_DCXO_S2A_FINAL_ICONT_MASK 0xFF | |
4532 | #define PMIC_RG_DCXO_S2A_FINAL_ICONT_SHIFT 0 | |
4533 | #define PMIC_RG_DCXO_A2S_LOADC2_MASK 0x1 | |
4534 | #define PMIC_RG_DCXO_A2S_LOADC2_SHIFT 14 | |
4535 | #define PMIC_RG_DCXO_A2S_LDO_AFE_EN_MASK 0x1 | |
4536 | #define PMIC_RG_DCXO_A2S_LDO_AFE_EN_SHIFT 13 | |
4537 | #define PMIC_RG_DCXO_A2S_LDO_BB_EN_MASK 0x1 | |
4538 | #define PMIC_RG_DCXO_A2S_LDO_BB_EN_SHIFT 12 | |
4539 | #define PMIC_RG_DCXO_A2S_RF2_RCTB_MASK 0x1 | |
4540 | #define PMIC_RG_DCXO_A2S_RF2_RCTB_SHIFT 11 | |
4541 | #define PMIC_RG_DCXO_A2S_LDO_RF2_EN_MASK 0x1 | |
4542 | #define PMIC_RG_DCXO_A2S_LDO_RF2_EN_SHIFT 10 | |
4543 | #define PMIC_RG_DCXO_A2S_RF1_RCTB_MASK 0x1 | |
4544 | #define PMIC_RG_DCXO_A2S_RF1_RCTB_SHIFT 9 | |
4545 | #define PMIC_RG_DCXO_A2S_LDO_RF1_EN_MASK 0x1 | |
4546 | #define PMIC_RG_DCXO_A2S_LDO_RF1_EN_SHIFT 8 | |
4547 | #define PMIC_RG_DCXO_A2S_ACL_TARGET_MASK 0xF | |
4548 | #define PMIC_RG_DCXO_A2S_ACL_TARGET_SHIFT 4 | |
4549 | #define PMIC_RG_DCXO_A2S_ACL_EN_MASK 0x1 | |
4550 | #define PMIC_RG_DCXO_A2S_ACL_EN_SHIFT 3 | |
4551 | #define PMIC_RG_DCXO_A2S_LDO_TOP_BYP_MASK 0x1 | |
4552 | #define PMIC_RG_DCXO_A2S_LDO_TOP_BYP_SHIFT 2 | |
4553 | #define PMIC_RG_DCXO_A2S_LDO_TOP_EN_MASK 0x1 | |
4554 | #define PMIC_RG_DCXO_A2S_LDO_TOP_EN_SHIFT 1 | |
4555 | #define PMIC_RG_DCXO_A2S_BANDGAP_EN_MASK 0x1 | |
4556 | #define PMIC_RG_DCXO_A2S_BANDGAP_EN_SHIFT 0 | |
4557 | #define PMIC_RG_DCXO_A2S_RSV_MASK 0x3 | |
4558 | #define PMIC_RG_DCXO_A2S_RSV_SHIFT 14 | |
4559 | #define PMIC_RG_DCXO_A2S_TMP1_C2_MASK 0xFF | |
4560 | #define PMIC_RG_DCXO_A2S_TMP1_C2_SHIFT 6 | |
4561 | #define PMIC_RG_DCXO_A2S_TMP1_C1_MASK 0x7 | |
4562 | #define PMIC_RG_DCXO_A2S_TMP1_C1_SHIFT 3 | |
4563 | #define PMIC_RG_DCXO_A2S_TMP1_TIELOW_EN_MASK 0x1 | |
4564 | #define PMIC_RG_DCXO_A2S_TMP1_TIELOW_EN_SHIFT 2 | |
4565 | #define PMIC_RG_DCXO_A2S_TMP1_PREBUF_EN_MASK 0x1 | |
4566 | #define PMIC_RG_DCXO_A2S_TMP1_PREBUF_EN_SHIFT 1 | |
4567 | #define PMIC_RG_DCXO_A2S_TMP1_LDO_FPM_EN_MASK 0x1 | |
4568 | #define PMIC_RG_DCXO_A2S_TMP1_LDO_FPM_EN_SHIFT 0 | |
4569 | #define PMIC_RG_DCXO_A2S_TMP1_FPMBUF_BIAS_EN_MASK 0x1 | |
4570 | #define PMIC_RG_DCXO_A2S_TMP1_FPMBUF_BIAS_EN_SHIFT 10 | |
4571 | #define PMIC_RG_DCXO_A2S_TMP1_RSV_MASK 0x3 | |
4572 | #define PMIC_RG_DCXO_A2S_TMP1_RSV_SHIFT 8 | |
4573 | #define PMIC_RG_DCXO_A2S_TMP1_ICONT_MASK 0xFF | |
4574 | #define PMIC_RG_DCXO_A2S_TMP1_ICONT_SHIFT 0 | |
4575 | #define PMIC_RG_DCXO_A2S_TMP2_C2_MASK 0xFF | |
4576 | #define PMIC_RG_DCXO_A2S_TMP2_C2_SHIFT 6 | |
4577 | #define PMIC_RG_DCXO_A2S_TMP2_C1_MASK 0x7 | |
4578 | #define PMIC_RG_DCXO_A2S_TMP2_C1_SHIFT 3 | |
4579 | #define PMIC_RG_DCXO_A2S_TMP2_TIELOW_EN_MASK 0x1 | |
4580 | #define PMIC_RG_DCXO_A2S_TMP2_TIELOW_EN_SHIFT 2 | |
4581 | #define PMIC_RG_DCXO_A2S_TMP2_PREBUF_EN_MASK 0x1 | |
4582 | #define PMIC_RG_DCXO_A2S_TMP2_PREBUF_EN_SHIFT 1 | |
4583 | #define PMIC_RG_DCXO_A2S_TMP2_LDO_FPM_EN_MASK 0x1 | |
4584 | #define PMIC_RG_DCXO_A2S_TMP2_LDO_FPM_EN_SHIFT 0 | |
4585 | #define PMIC_RG_DCXO_A2S_TMP2_FPMBUF_BIAS_EN_MASK 0x1 | |
4586 | #define PMIC_RG_DCXO_A2S_TMP2_FPMBUF_BIAS_EN_SHIFT 10 | |
4587 | #define PMIC_RG_DCXO_A2S_TMP2_RSV_MASK 0x3 | |
4588 | #define PMIC_RG_DCXO_A2S_TMP2_RSV_SHIFT 8 | |
4589 | #define PMIC_RG_DCXO_A2S_TMP2_ICONT_MASK 0xFF | |
4590 | #define PMIC_RG_DCXO_A2S_TMP2_ICONT_SHIFT 0 | |
4591 | #define PMIC_RG_DCXO_A2S_TMP3_C2_MASK 0xFF | |
4592 | #define PMIC_RG_DCXO_A2S_TMP3_C2_SHIFT 6 | |
4593 | #define PMIC_RG_DCXO_A2S_TMP3_C1_MASK 0x7 | |
4594 | #define PMIC_RG_DCXO_A2S_TMP3_C1_SHIFT 3 | |
4595 | #define PMIC_RG_DCXO_A2S_TMP3_TIELOW_EN_MASK 0x1 | |
4596 | #define PMIC_RG_DCXO_A2S_TMP3_TIELOW_EN_SHIFT 2 | |
4597 | #define PMIC_RG_DCXO_A2S_TMP3_PREBUF_EN_MASK 0x1 | |
4598 | #define PMIC_RG_DCXO_A2S_TMP3_PREBUF_EN_SHIFT 1 | |
4599 | #define PMIC_RG_DCXO_A2S_TMP3_LDO_FPM_EN_MASK 0x1 | |
4600 | #define PMIC_RG_DCXO_A2S_TMP3_LDO_FPM_EN_SHIFT 0 | |
4601 | #define PMIC_RG_DCXO_A2S_TMP3_FPMBUF_BIAS_EN_MASK 0x1 | |
4602 | #define PMIC_RG_DCXO_A2S_TMP3_FPMBUF_BIAS_EN_SHIFT 10 | |
4603 | #define PMIC_RG_DCXO_A2S_TMP3_RSV_MASK 0x3 | |
4604 | #define PMIC_RG_DCXO_A2S_TMP3_RSV_SHIFT 8 | |
4605 | #define PMIC_RG_DCXO_A2S_TMP3_ICONT_MASK 0xFF | |
4606 | #define PMIC_RG_DCXO_A2S_TMP3_ICONT_SHIFT 0 | |
4607 | #define PMIC_RG_DCXO_A2S_FINAL_C2_MASK 0xFF | |
4608 | #define PMIC_RG_DCXO_A2S_FINAL_C2_SHIFT 6 | |
4609 | #define PMIC_RG_DCXO_A2S_FINAL_C1_MASK 0x7 | |
4610 | #define PMIC_RG_DCXO_A2S_FINAL_C1_SHIFT 3 | |
4611 | #define PMIC_RG_DCXO_A2S_FINAL_TIELOW_EN_MASK 0x1 | |
4612 | #define PMIC_RG_DCXO_A2S_FINAL_TIELOW_EN_SHIFT 2 | |
4613 | #define PMIC_RG_DCXO_A2S_FINAL_PREBUF_EN_MASK 0x1 | |
4614 | #define PMIC_RG_DCXO_A2S_FINAL_PREBUF_EN_SHIFT 1 | |
4615 | #define PMIC_RG_DCXO_A2S_FINAL_LDO_FPM_EN_MASK 0x1 | |
4616 | #define PMIC_RG_DCXO_A2S_FINAL_LDO_FPM_EN_SHIFT 0 | |
4617 | #define PMIC_RG_DCXO_A2S_FINAL_FPMBUF_BIAS_EN_MASK 0x1 | |
4618 | #define PMIC_RG_DCXO_A2S_FINAL_FPMBUF_BIAS_EN_SHIFT 10 | |
4619 | #define PMIC_RG_DCXO_A2S_FINAL_RSV_MASK 0x3 | |
4620 | #define PMIC_RG_DCXO_A2S_FINAL_RSV_SHIFT 8 | |
4621 | #define PMIC_RG_DCXO_A2S_FINAL_ICONT_MASK 0xFF | |
4622 | #define PMIC_RG_DCXO_A2S_FINAL_ICONT_SHIFT 0 | |
4623 | #define PMIC_RG_DCXO_POR2_LDO_RF2_EN_MASK 0x1 | |
4624 | #define PMIC_RG_DCXO_POR2_LDO_RF2_EN_SHIFT 15 | |
4625 | #define PMIC_RG_DCXO_POR2_RF1_RCTB_MASK 0x1 | |
4626 | #define PMIC_RG_DCXO_POR2_RF1_RCTB_SHIFT 14 | |
4627 | #define PMIC_RG_DCXO_POR2_LDO_RF1_EN_MASK 0x1 | |
4628 | #define PMIC_RG_DCXO_POR2_LDO_RF1_EN_SHIFT 13 | |
4629 | #define PMIC_RG_DCXO_POR2_ACL_TARGET_MASK 0xF | |
4630 | #define PMIC_RG_DCXO_POR2_ACL_TARGET_SHIFT 9 | |
4631 | #define PMIC_RG_DCXO_POR2_ACL_EN_MASK 0x1 | |
4632 | #define PMIC_RG_DCXO_POR2_ACL_EN_SHIFT 8 | |
4633 | #define PMIC_RG_DCXO_POR2_TIELOW_EN_MASK 0x1 | |
4634 | #define PMIC_RG_DCXO_POR2_TIELOW_EN_SHIFT 7 | |
4635 | #define PMIC_RG_DCXO_POR2_DIGBUF_EN_MASK 0x1 | |
4636 | #define PMIC_RG_DCXO_POR2_DIGBUF_EN_SHIFT 6 | |
4637 | #define PMIC_RG_DCXO_POR2_STARTUP_EN_MASK 0x1 | |
4638 | #define PMIC_RG_DCXO_POR2_STARTUP_EN_SHIFT 5 | |
4639 | #define PMIC_RG_DCXO_POR2_CURRENT_EN_MASK 0x1 | |
4640 | #define PMIC_RG_DCXO_POR2_CURRENT_EN_SHIFT 4 | |
4641 | #define PMIC_RG_DCXO_POR2_LDO_TOP_BYP_MASK 0x1 | |
4642 | #define PMIC_RG_DCXO_POR2_LDO_TOP_BYP_SHIFT 3 | |
4643 | #define PMIC_RG_DCXO_POR2_LDO_TOP_EN_MASK 0x1 | |
4644 | #define PMIC_RG_DCXO_POR2_LDO_TOP_EN_SHIFT 2 | |
4645 | #define PMIC_RG_DCXO_POR2_BANDGAP_EN_MASK 0x1 | |
4646 | #define PMIC_RG_DCXO_POR2_BANDGAP_EN_SHIFT 1 | |
4647 | #define PMIC_RG_DCXO_POR2_RESET_MASK 0x1 | |
4648 | #define PMIC_RG_DCXO_POR2_RESET_SHIFT 0 | |
4649 | #define PMIC_RG_DCXO_POR2_C2_MASK 0xFF | |
4650 | #define PMIC_RG_DCXO_POR2_C2_SHIFT 8 | |
4651 | #define PMIC_RG_DCXO_POR2_RSV_MASK 0x3 | |
4652 | #define PMIC_RG_DCXO_POR2_RSV_SHIFT 6 | |
4653 | #define PMIC_RG_DCXO_POR2_PREBUF_EN_MASK 0x1 | |
4654 | #define PMIC_RG_DCXO_POR2_PREBUF_EN_SHIFT 5 | |
4655 | #define PMIC_RG_DCXO_POR2_LDO_FPM_EN_MASK 0x1 | |
4656 | #define PMIC_RG_DCXO_POR2_LDO_FPM_EN_SHIFT 4 | |
4657 | #define PMIC_RG_DCXO_POR2_LOADC2_MASK 0x1 | |
4658 | #define PMIC_RG_DCXO_POR2_LOADC2_SHIFT 3 | |
4659 | #define PMIC_RG_DCXO_POR2_LDO_AFE_EN_MASK 0x1 | |
4660 | #define PMIC_RG_DCXO_POR2_LDO_AFE_EN_SHIFT 2 | |
4661 | #define PMIC_RG_DCXO_POR2_LDO_BB_EN_MASK 0x1 | |
4662 | #define PMIC_RG_DCXO_POR2_LDO_BB_EN_SHIFT 1 | |
4663 | #define PMIC_RG_DCXO_POR2_RF2_RCTB_MASK 0x1 | |
4664 | #define PMIC_RG_DCXO_POR2_RF2_RCTB_SHIFT 0 | |
4665 | #define PMIC_RG_DCXO_POR2_FPMBUF_BIAS_EN_MASK 0x1 | |
4666 | #define PMIC_RG_DCXO_POR2_FPMBUF_BIAS_EN_SHIFT 15 | |
4667 | #define PMIC_RG_DCXO_POR2_LDO_BUFTOP_EN_MASK 0x1 | |
4668 | #define PMIC_RG_DCXO_POR2_LDO_BUFTOP_EN_SHIFT 14 | |
4669 | #define PMIC_RG_DCXO_POR2_LDO_FPM_RCTB_MASK 0x1 | |
4670 | #define PMIC_RG_DCXO_POR2_LDO_FPM_RCTB_SHIFT 13 | |
4671 | #define PMIC_RG_DCXO_POR2_BANDGAP_RCTB_MASK 0x1 | |
4672 | #define PMIC_RG_DCXO_POR2_BANDGAP_RCTB_SHIFT 12 | |
4673 | #define PMIC_RG_DCXO_POR2_CURRENT_RCTB_MASK 0x1 | |
4674 | #define PMIC_RG_DCXO_POR2_CURRENT_RCTB_SHIFT 11 | |
4675 | #define PMIC_RG_DCXO_POR2_C1_MASK 0x7 | |
4676 | #define PMIC_RG_DCXO_POR2_C1_SHIFT 8 | |
4677 | #define PMIC_RG_DCXO_POR2_ICONT_MASK 0xFF | |
4678 | #define PMIC_RG_DCXO_POR2_ICONT_SHIFT 0 | |
4679 | #define PMIC_RG_DCXO_POR2_TMP1_TIELOW_EN_MASK 0x1 | |
4680 | #define PMIC_RG_DCXO_POR2_TMP1_TIELOW_EN_SHIFT 13 | |
4681 | #define PMIC_RG_DCXO_POR2_TMP1_C2_MASK 0xFF | |
4682 | #define PMIC_RG_DCXO_POR2_TMP1_C2_SHIFT 5 | |
4683 | #define PMIC_RG_DCXO_POR2_TMP1_C1_MASK 0x7 | |
4684 | #define PMIC_RG_DCXO_POR2_TMP1_C1_SHIFT 2 | |
4685 | #define PMIC_RG_DCXO_POR2_TMP1_PREBUF_EN_MASK 0x1 | |
4686 | #define PMIC_RG_DCXO_POR2_TMP1_PREBUF_EN_SHIFT 1 | |
4687 | #define PMIC_RG_DCXO_POR2_TMP1_LDO_FPM_EN_MASK 0x1 | |
4688 | #define PMIC_RG_DCXO_POR2_TMP1_LDO_FPM_EN_SHIFT 0 | |
4689 | #define PMIC_RG_DCXO_POR2_TMP1_FPMBUF_BIAS_EN_MASK 0x1 | |
4690 | #define PMIC_RG_DCXO_POR2_TMP1_FPMBUF_BIAS_EN_SHIFT 12 | |
4691 | #define PMIC_RG_DCXO_POR2_TMP1_CAP_LOW_MASK 0x1 | |
4692 | #define PMIC_RG_DCXO_POR2_TMP1_CAP_LOW_SHIFT 11 | |
4693 | #define PMIC_RG_DCXO_POR2_TMP1_CAP_HIGH_MASK 0x1 | |
4694 | #define PMIC_RG_DCXO_POR2_TMP1_CAP_HIGH_SHIFT 10 | |
4695 | #define PMIC_RG_DCXO_POR2_TMP1_RSV_MASK 0x3 | |
4696 | #define PMIC_RG_DCXO_POR2_TMP1_RSV_SHIFT 8 | |
4697 | #define PMIC_RG_DCXO_POR2_TMP1_ICONT_MASK 0xFF | |
4698 | #define PMIC_RG_DCXO_POR2_TMP1_ICONT_SHIFT 0 | |
4699 | #define PMIC_RG_DCXO_POR2_TMP2_TIELOW_EN_MASK 0x1 | |
4700 | #define PMIC_RG_DCXO_POR2_TMP2_TIELOW_EN_SHIFT 13 | |
4701 | #define PMIC_RG_DCXO_POR2_TMP2_C2_MASK 0xFF | |
4702 | #define PMIC_RG_DCXO_POR2_TMP2_C2_SHIFT 5 | |
4703 | #define PMIC_RG_DCXO_POR2_TMP2_C1_MASK 0x7 | |
4704 | #define PMIC_RG_DCXO_POR2_TMP2_C1_SHIFT 2 | |
4705 | #define PMIC_RG_DCXO_POR2_TMP2_PREBUF_EN_MASK 0x1 | |
4706 | #define PMIC_RG_DCXO_POR2_TMP2_PREBUF_EN_SHIFT 1 | |
4707 | #define PMIC_RG_DCXO_POR2_TMP2_LDO_FPM_EN_MASK 0x1 | |
4708 | #define PMIC_RG_DCXO_POR2_TMP2_LDO_FPM_EN_SHIFT 0 | |
4709 | #define PMIC_RG_DCXO_POR2_TMP2_FPMBUF_BIAS_EN_MASK 0x1 | |
4710 | #define PMIC_RG_DCXO_POR2_TMP2_FPMBUF_BIAS_EN_SHIFT 12 | |
4711 | #define PMIC_RG_DCXO_POR2_TMP2_CAP_LOW_MASK 0x1 | |
4712 | #define PMIC_RG_DCXO_POR2_TMP2_CAP_LOW_SHIFT 11 | |
4713 | #define PMIC_RG_DCXO_POR2_TMP2_CAP_HIGH_MASK 0x1 | |
4714 | #define PMIC_RG_DCXO_POR2_TMP2_CAP_HIGH_SHIFT 10 | |
4715 | #define PMIC_RG_DCXO_POR2_TMP2_RSV_MASK 0x3 | |
4716 | #define PMIC_RG_DCXO_POR2_TMP2_RSV_SHIFT 8 | |
4717 | #define PMIC_RG_DCXO_POR2_TMP2_ICONT_MASK 0xFF | |
4718 | #define PMIC_RG_DCXO_POR2_TMP2_ICONT_SHIFT 0 | |
4719 | #define PMIC_RG_DCXO_POR2_TMP3_TIELOW_EN_MASK 0x1 | |
4720 | #define PMIC_RG_DCXO_POR2_TMP3_TIELOW_EN_SHIFT 13 | |
4721 | #define PMIC_RG_DCXO_POR2_TMP3_C2_MASK 0xFF | |
4722 | #define PMIC_RG_DCXO_POR2_TMP3_C2_SHIFT 5 | |
4723 | #define PMIC_RG_DCXO_POR2_TMP3_C1_MASK 0x7 | |
4724 | #define PMIC_RG_DCXO_POR2_TMP3_C1_SHIFT 2 | |
4725 | #define PMIC_RG_DCXO_POR2_TMP3_PREBUF_EN_MASK 0x1 | |
4726 | #define PMIC_RG_DCXO_POR2_TMP3_PREBUF_EN_SHIFT 1 | |
4727 | #define PMIC_RG_DCXO_POR2_TMP3_LDO_FPM_EN_MASK 0x1 | |
4728 | #define PMIC_RG_DCXO_POR2_TMP3_LDO_FPM_EN_SHIFT 0 | |
4729 | #define PMIC_RG_DCXO_POR2_TMP3_FPMBUF_BIAS_EN_MASK 0x1 | |
4730 | #define PMIC_RG_DCXO_POR2_TMP3_FPMBUF_BIAS_EN_SHIFT 12 | |
4731 | #define PMIC_RG_DCXO_POR2_TMP3_CAP_LOW_MASK 0x1 | |
4732 | #define PMIC_RG_DCXO_POR2_TMP3_CAP_LOW_SHIFT 11 | |
4733 | #define PMIC_RG_DCXO_POR2_TMP3_CAP_HIGH_MASK 0x1 | |
4734 | #define PMIC_RG_DCXO_POR2_TMP3_CAP_HIGH_SHIFT 10 | |
4735 | #define PMIC_RG_DCXO_POR2_TMP3_RSV_MASK 0x3 | |
4736 | #define PMIC_RG_DCXO_POR2_TMP3_RSV_SHIFT 8 | |
4737 | #define PMIC_RG_DCXO_POR2_TMP3_ICONT_MASK 0xFF | |
4738 | #define PMIC_RG_DCXO_POR2_TMP3_ICONT_SHIFT 0 | |
4739 | #define PMIC_RG_DCXO_POR2_FINAL_TIELOW_EN_MASK 0x1 | |
4740 | #define PMIC_RG_DCXO_POR2_FINAL_TIELOW_EN_SHIFT 13 | |
4741 | #define PMIC_RG_DCXO_POR2_FINAL_C2_MASK 0xFF | |
4742 | #define PMIC_RG_DCXO_POR2_FINAL_C2_SHIFT 5 | |
4743 | #define PMIC_RG_DCXO_POR2_FINAL_C1_MASK 0x7 | |
4744 | #define PMIC_RG_DCXO_POR2_FINAL_C1_SHIFT 2 | |
4745 | #define PMIC_RG_DCXO_POR2_FINAL_PREBUF_EN_MASK 0x1 | |
4746 | #define PMIC_RG_DCXO_POR2_FINAL_PREBUF_EN_SHIFT 1 | |
4747 | #define PMIC_RG_DCXO_POR2_FINAL_LDO_FPM_EN_MASK 0x1 | |
4748 | #define PMIC_RG_DCXO_POR2_FINAL_LDO_FPM_EN_SHIFT 0 | |
4749 | #define PMIC_RG_DCXO_POR2_FINAL_FPMBUF_BIAS_EN_MASK 0x1 | |
4750 | #define PMIC_RG_DCXO_POR2_FINAL_FPMBUF_BIAS_EN_SHIFT 12 | |
4751 | #define PMIC_RG_DCXO_POR2_FINAL_CAP_LOW_MASK 0x1 | |
4752 | #define PMIC_RG_DCXO_POR2_FINAL_CAP_LOW_SHIFT 11 | |
4753 | #define PMIC_RG_DCXO_POR2_FINAL_CAP_HIGH_MASK 0x1 | |
4754 | #define PMIC_RG_DCXO_POR2_FINAL_CAP_HIGH_SHIFT 10 | |
4755 | #define PMIC_RG_DCXO_POR2_FINAL_RSV_MASK 0x3 | |
4756 | #define PMIC_RG_DCXO_POR2_FINAL_RSV_SHIFT 8 | |
4757 | #define PMIC_RG_DCXO_POR2_FINAL_ICONT_MASK 0xFF | |
4758 | #define PMIC_RG_DCXO_POR2_FINAL_ICONT_SHIFT 0 | |
4759 | #define PMIC_RG_DCXO_LDO_BUFTOP_EN_MASK 0x1 | |
4760 | #define PMIC_RG_DCXO_LDO_BUFTOP_EN_SHIFT 15 | |
4761 | #define PMIC_RG_DCXO_LDO_RF2_REG_EN_MASK 0x1 | |
4762 | #define PMIC_RG_DCXO_LDO_RF2_REG_EN_SHIFT 14 | |
4763 | #define PMIC_RG_DCXO_LDO_RF1_REG_EN_MASK 0x1 | |
4764 | #define PMIC_RG_DCXO_LDO_RF1_REG_EN_SHIFT 13 | |
4765 | #define PMIC_RG_DCXO_LDO_DBB_REG_EN_MASK 0x1 | |
4766 | #define PMIC_RG_DCXO_LDO_DBB_REG_EN_SHIFT 12 | |
4767 | #define PMIC_RG_DCXO_C1_MASK 0x7 | |
4768 | #define PMIC_RG_DCXO_C1_SHIFT 9 | |
4769 | #define PMIC_RG_DCXO_PREBUF_EN_MASK 0x1 | |
4770 | #define PMIC_RG_DCXO_PREBUF_EN_SHIFT 8 | |
4771 | #define PMIC_RG_DCXO_LDO_FPM_EN_MASK 0x1 | |
4772 | #define PMIC_RG_DCXO_LDO_FPM_EN_SHIFT 7 | |
4773 | #define PMIC_RG_DCXO_DIGBUF_EN_MASK 0x1 | |
4774 | #define PMIC_RG_DCXO_DIGBUF_EN_SHIFT 6 | |
4775 | #define PMIC_RG_DCXO_STARTUP_EN_MASK 0x1 | |
4776 | #define PMIC_RG_DCXO_STARTUP_EN_SHIFT 5 | |
4777 | #define PMIC_RG_DCXO_CURRENT_EN_MASK 0x1 | |
4778 | #define PMIC_RG_DCXO_CURRENT_EN_SHIFT 4 | |
4779 | #define PMIC_RG_DCXO_LDO_TOP_BYP_MASK 0x1 | |
4780 | #define PMIC_RG_DCXO_LDO_TOP_BYP_SHIFT 3 | |
4781 | #define PMIC_RG_DCXO_LDO_TOP_EN_MASK 0x1 | |
4782 | #define PMIC_RG_DCXO_LDO_TOP_EN_SHIFT 2 | |
4783 | #define PMIC_RG_DCXO_BANDGAP_EN_MASK 0x1 | |
4784 | #define PMIC_RG_DCXO_BANDGAP_EN_SHIFT 1 | |
4785 | #define PMIC_RG_DCXO_RESET_MASK 0x1 | |
4786 | #define PMIC_RG_DCXO_RESET_SHIFT 0 | |
4787 | #define PMIC_RG_DCXO_ICONT_MASK 0xFF | |
4788 | #define PMIC_RG_DCXO_ICONT_SHIFT 8 | |
4789 | #define PMIC_RG_DCXO_C2_MASK 0xFF | |
4790 | #define PMIC_RG_DCXO_C2_SHIFT 0 | |
4791 | #define PMIC_RG_DCXO_C2_UNTRIM_MASK 0x1 | |
4792 | #define PMIC_RG_DCXO_C2_UNTRIM_SHIFT 15 | |
4793 | #define PMIC_RG_DCXO_RSV_MASK 0x7 | |
4794 | #define PMIC_RG_DCXO_RSV_SHIFT 12 | |
4795 | #define PMIC_RG_DCXO_ACL_TARGET_MASK 0xF | |
4796 | #define PMIC_RG_DCXO_ACL_TARGET_SHIFT 8 | |
4797 | #define PMIC_RG_DCXO_ACL_EN_MASK 0x1 | |
4798 | #define PMIC_RG_DCXO_ACL_EN_SHIFT 7 | |
4799 | #define PMIC_RG_DCXO_LDO_AFE_EN_MASK 0x1 | |
4800 | #define PMIC_RG_DCXO_LDO_AFE_EN_SHIFT 6 | |
4801 | #define PMIC_RG_DCXO_LDO_BB_EN_MASK 0x1 | |
4802 | #define PMIC_RG_DCXO_LDO_BB_EN_SHIFT 5 | |
4803 | #define PMIC_RG_DCXO_LDO_RF2_RCTB_MASK 0x1 | |
4804 | #define PMIC_RG_DCXO_LDO_RF2_RCTB_SHIFT 4 | |
4805 | #define PMIC_RG_DCXO_LDO_RF2_EN_MASK 0x1 | |
4806 | #define PMIC_RG_DCXO_LDO_RF2_EN_SHIFT 3 | |
4807 | #define PMIC_RG_DCXO_LDO_RF1_RCTB_MASK 0x1 | |
4808 | #define PMIC_RG_DCXO_LDO_RF1_RCTB_SHIFT 2 | |
4809 | #define PMIC_RG_DCXO_LDO_RF1_EN_MASK 0x1 | |
4810 | #define PMIC_RG_DCXO_LDO_RF1_EN_SHIFT 1 | |
4811 | #define PMIC_RG_DCXO_TIELOW_EN_MASK 0x1 | |
4812 | #define PMIC_RG_DCXO_TIELOW_EN_SHIFT 0 | |
4813 | #define PMIC_RG_DCXO_LDO_FPM_RCTB_MASK 0x1 | |
4814 | #define PMIC_RG_DCXO_LDO_FPM_RCTB_SHIFT 15 | |
4815 | #define PMIC_RG_DCXO_BANDGAP_RCTB_MASK 0x1 | |
4816 | #define PMIC_RG_DCXO_BANDGAP_RCTB_SHIFT 14 | |
4817 | #define PMIC_RG_DCXO_CURRENT_RCTB_MASK 0x1 | |
4818 | #define PMIC_RG_DCXO_CURRENT_RCTB_SHIFT 13 | |
4819 | #define PMIC_RG_DCXO_FPMBUF_BIAS_EN_SYNC_MASK 0x1 | |
4820 | #define PMIC_RG_DCXO_FPMBUF_BIAS_EN_SYNC_SHIFT 12 | |
4821 | #define PMIC_RG_DCXO_CAP_LOW_SYNC_MASK 0x1 | |
4822 | #define PMIC_RG_DCXO_CAP_LOW_SYNC_SHIFT 11 | |
4823 | #define PMIC_RG_DCXO_CAP_HIGH_SYNC_MASK 0x1 | |
4824 | #define PMIC_RG_DCXO_CAP_HIGH_SYNC_SHIFT 10 | |
4825 | #define PMIC_RG_DCXO_C1C2_SYNC_EN_MASK 0x1 | |
4826 | #define PMIC_RG_DCXO_C1C2_SYNC_EN_SHIFT 9 | |
4827 | #define PMIC_RG_DCXO_SYNC_EN_MASK 0x1 | |
4828 | #define PMIC_RG_DCXO_SYNC_EN_SHIFT 8 | |
4829 | #define PMIC_RG_DCXO_FSM_C2_MASK 0xFF | |
4830 | #define PMIC_RG_DCXO_FSM_C2_SHIFT 0 | |
4831 | #define PMIC_RG_DCXO_MANUAL_LDO_RF2_EN_MASK 0x1 | |
4832 | #define PMIC_RG_DCXO_MANUAL_LDO_RF2_EN_SHIFT 15 | |
4833 | #define PMIC_RG_DCXO_MANUAL_LDO_RF1_RCTB_MASK 0x1 | |
4834 | #define PMIC_RG_DCXO_MANUAL_LDO_RF1_RCTB_SHIFT 14 | |
4835 | #define PMIC_RG_DCXO_MANUAL_LDO_RF1_EN_MASK 0x1 | |
4836 | #define PMIC_RG_DCXO_MANUAL_LDO_RF1_EN_SHIFT 13 | |
4837 | #define PMIC_RG_DCXO_MANUAL_TIELOW_EN_MASK 0x1 | |
4838 | #define PMIC_RG_DCXO_MANUAL_TIELOW_EN_SHIFT 12 | |
4839 | #define PMIC_RG_DCXO_MANUAL_ICONT_MASK 0x1 | |
4840 | #define PMIC_RG_DCXO_MANUAL_ICONT_SHIFT 11 | |
4841 | #define PMIC_RG_DCXO_MANUAL_C2_MASK 0x1 | |
4842 | #define PMIC_RG_DCXO_MANUAL_C2_SHIFT 10 | |
4843 | #define PMIC_RG_DCXO_MANUAL_C1_MASK 0x1 | |
4844 | #define PMIC_RG_DCXO_MANUAL_C1_SHIFT 9 | |
4845 | #define PMIC_RG_DCXO_MANUAL_PREBUF_EN_MASK 0x1 | |
4846 | #define PMIC_RG_DCXO_MANUAL_PREBUF_EN_SHIFT 8 | |
4847 | #define PMIC_RG_DCXO_MANUAL_LDO_FPM_EN_MASK 0x1 | |
4848 | #define PMIC_RG_DCXO_MANUAL_LDO_FPM_EN_SHIFT 7 | |
4849 | #define PMIC_RG_DCXO_MANUAL_DIGBUF_EN_MASK 0x1 | |
4850 | #define PMIC_RG_DCXO_MANUAL_DIGBUF_EN_SHIFT 6 | |
4851 | #define PMIC_RG_DCXO_MANUAL_STARTUP_EN_MASK 0x1 | |
4852 | #define PMIC_RG_DCXO_MANUAL_STARTUP_EN_SHIFT 5 | |
4853 | #define PMIC_RG_DCXO_MANUAL_CURRENT_EN_MASK 0x1 | |
4854 | #define PMIC_RG_DCXO_MANUAL_CURRENT_EN_SHIFT 4 | |
4855 | #define PMIC_RG_DCXO_MANUAL_LDO_TOP_BYP_MASK 0x1 | |
4856 | #define PMIC_RG_DCXO_MANUAL_LDO_TOP_BYP_SHIFT 3 | |
4857 | #define PMIC_RG_DCXO_MANUAL_LDO_TOP_EN_MASK 0x1 | |
4858 | #define PMIC_RG_DCXO_MANUAL_LDO_TOP_EN_SHIFT 2 | |
4859 | #define PMIC_RG_DCXO_MANUAL_BANDGAP_EN_MASK 0x1 | |
4860 | #define PMIC_RG_DCXO_MANUAL_BANDGAP_EN_SHIFT 1 | |
4861 | #define PMIC_RG_DCXO_MANUAL_RESET_MASK 0x1 | |
4862 | #define PMIC_RG_DCXO_MANUAL_RESET_SHIFT 0 | |
4863 | #define PMIC_RG_DCXO_MANUAL_LDO_FPM_RCTB_MASK 0x1 | |
4864 | #define PMIC_RG_DCXO_MANUAL_LDO_FPM_RCTB_SHIFT 15 | |
4865 | #define PMIC_RG_DCXO_MANUAL_BANDGAP_RCTB_MASK 0x1 | |
4866 | #define PMIC_RG_DCXO_MANUAL_BANDGAP_RCTB_SHIFT 14 | |
4867 | #define PMIC_RG_DCXO_MANUAL_CURRENT_RCTB_MASK 0x1 | |
4868 | #define PMIC_RG_DCXO_MANUAL_CURRENT_RCTB_SHIFT 13 | |
4869 | #define PMIC_RG_DCXO_MANUAL_FPMBUF_BIAS_EN_SYNC_MASK 0x1 | |
4870 | #define PMIC_RG_DCXO_MANUAL_FPMBUF_BIAS_EN_SYNC_SHIFT 12 | |
4871 | #define PMIC_RG_DCXO_MANUAL_CAP_LOW_SYNC_MASK 0x1 | |
4872 | #define PMIC_RG_DCXO_MANUAL_CAP_LOW_SYNC_SHIFT 11 | |
4873 | #define PMIC_RG_DCXO_MANUAL_CAP_HIGH_SYNC_MASK 0x1 | |
4874 | #define PMIC_RG_DCXO_MANUAL_CAP_HIGH_SYNC_SHIFT 10 | |
4875 | #define PMIC_RG_DCXO_MANUAL_C1C2_SYNC_EN_MASK 0x1 | |
4876 | #define PMIC_RG_DCXO_MANUAL_C1C2_SYNC_EN_SHIFT 9 | |
4877 | #define PMIC_RG_DCXO_MANUAL_SYNC_EN_MASK 0x1 | |
4878 | #define PMIC_RG_DCXO_MANUAL_SYNC_EN_SHIFT 8 | |
4879 | #define PMIC_RG_DCXO_MANUAL_RSV_MASK 0x7 | |
4880 | #define PMIC_RG_DCXO_MANUAL_RSV_SHIFT 5 | |
4881 | #define PMIC_RG_DCXO_MANUAL_ACL_TARGET_MASK 0x1 | |
4882 | #define PMIC_RG_DCXO_MANUAL_ACL_TARGET_SHIFT 4 | |
4883 | #define PMIC_RG_DCXO_MANUAL_ACL_EN_MASK 0x1 | |
4884 | #define PMIC_RG_DCXO_MANUAL_ACL_EN_SHIFT 3 | |
4885 | #define PMIC_RG_DCXO_MANUAL_LDO_AFE_EN_MASK 0x1 | |
4886 | #define PMIC_RG_DCXO_MANUAL_LDO_AFE_EN_SHIFT 2 | |
4887 | #define PMIC_RG_DCXO_MANUAL_LDO_BB_EN_MASK 0x1 | |
4888 | #define PMIC_RG_DCXO_MANUAL_LDO_BB_EN_SHIFT 1 | |
4889 | #define PMIC_RG_DCXO_MANUAL_LDO_RF2_RCTB_MASK 0x1 | |
4890 | #define PMIC_RG_DCXO_MANUAL_LDO_RF2_RCTB_SHIFT 0 | |
4891 | #define PMIC_RG_DCXO_MANUAL_LDO_BUFTOP_EN_MASK 0x1 | |
4892 | #define PMIC_RG_DCXO_MANUAL_LDO_BUFTOP_EN_SHIFT 0 | |
4893 | #define PMIC_RG_DCXO_LDO_RF1_V_MASK 0x3 | |
4894 | #define PMIC_RG_DCXO_LDO_RF1_V_SHIFT 14 | |
4895 | #define PMIC_RG_DCXO_LDO_LPM_V_MASK 0x3 | |
4896 | #define PMIC_RG_DCXO_LDO_LPM_V_SHIFT 12 | |
4897 | #define PMIC_RG_DCXO_LDO_FPM_V_MASK 0x3 | |
4898 | #define PMIC_RG_DCXO_LDO_FPM_V_SHIFT 10 | |
4899 | #define PMIC_RG_DCXO_LDO_TOP_V_MASK 0x3 | |
4900 | #define PMIC_RG_DCXO_LDO_TOP_V_SHIFT 8 | |
4901 | #define PMIC_RG_DCXO_VG_V_MASK 0x3 | |
4902 | #define PMIC_RG_DCXO_VG_V_SHIFT 6 | |
4903 | #define PMIC_RG_DCXO_LDO_AFE_BYP_MASK 0x1 | |
4904 | #define PMIC_RG_DCXO_LDO_AFE_BYP_SHIFT 5 | |
4905 | #define PMIC_RG_DCXO_LDO_BB_BYP_MASK 0x1 | |
4906 | #define PMIC_RG_DCXO_LDO_BB_BYP_SHIFT 4 | |
4907 | #define PMIC_RG_DCXO_LDO_RF2_BYP_MASK 0x1 | |
4908 | #define PMIC_RG_DCXO_LDO_RF2_BYP_SHIFT 3 | |
4909 | #define PMIC_RG_DCXO_LDO_RF1_BYP_MASK 0x1 | |
4910 | #define PMIC_RG_DCXO_LDO_RF1_BYP_SHIFT 2 | |
4911 | #define PMIC_RG_DCXO_LDO_LPM_BYP_MASK 0x1 | |
4912 | #define PMIC_RG_DCXO_LDO_LPM_BYP_SHIFT 1 | |
4913 | #define PMIC_RG_DCXO_LDO_LPM_EN_MASK 0x1 | |
4914 | #define PMIC_RG_DCXO_LDO_LPM_EN_SHIFT 0 | |
4915 | #define PMIC_RG_DCXO_TEST_EN_MASK 0x1 | |
4916 | #define PMIC_RG_DCXO_TEST_EN_SHIFT 15 | |
4917 | #define PMIC_RG_DCXO_ATTEN_AFE_MASK 0x3 | |
4918 | #define PMIC_RG_DCXO_ATTEN_AFE_SHIFT 13 | |
4919 | #define PMIC_RG_DCXO_ATTEN_BB_MASK 0x3 | |
4920 | #define PMIC_RG_DCXO_ATTEN_BB_SHIFT 11 | |
4921 | #define PMIC_RG_DCXO_ATTEN_RF2_MASK 0x3 | |
4922 | #define PMIC_RG_DCXO_ATTEN_RF2_SHIFT 9 | |
4923 | #define PMIC_RG_DCXO_ATTEN_RF1_MASK 0x7 | |
4924 | #define PMIC_RG_DCXO_ATTEN_RF1_SHIFT 6 | |
4925 | #define PMIC_RG_DCXO_LDO_AFE_V_MASK 0x3 | |
4926 | #define PMIC_RG_DCXO_LDO_AFE_V_SHIFT 4 | |
4927 | #define PMIC_RG_DCXO_LDO_BB_V_MASK 0x3 | |
4928 | #define PMIC_RG_DCXO_LDO_BB_V_SHIFT 2 | |
4929 | #define PMIC_RG_DCXO_LDO_RF2_V_MASK 0x3 | |
4930 | #define PMIC_RG_DCXO_LDO_RF2_V_SHIFT 0 | |
4931 | #define PMIC_RG_DCXO_TEST_SEL_MASK 0xFFFF | |
4932 | #define PMIC_RG_DCXO_TEST_SEL_SHIFT 0 | |
4933 | #define PMIC_RG_DCXO_FLOAT_CAP_MASK 0x1 | |
4934 | #define PMIC_RG_DCXO_FLOAT_CAP_SHIFT 15 | |
4935 | #define PMIC_RG_DCXO_SYNC_CKINV_MASK 0x1 | |
4936 | #define PMIC_RG_DCXO_SYNC_CKINV_SHIFT 14 | |
4937 | #define PMIC_RG_DCXO_SYNC_BYP_MASK 0x1 | |
4938 | #define PMIC_RG_DCXO_SYNC_BYP_SHIFT 13 | |
4939 | #define PMIC_RG_DCXO_LDO_FPM_BYP_MASK 0x1 | |
4940 | #define PMIC_RG_DCXO_LDO_FPM_BYP_SHIFT 12 | |
4941 | #define PMIC_RG_DCXO_LDO_BUFTOP_V_MASK 0x3 | |
4942 | #define PMIC_RG_DCXO_LDO_BUFTOP_V_SHIFT 10 | |
4943 | #define PMIC_RG_DCXO_LDO_BUFTOP_BYP_MASK 0x1 | |
4944 | #define PMIC_RG_DCXO_LDO_BUFTOP_BYP_SHIFT 9 | |
4945 | #define PMIC_RG_DCXO_AUDIO_TEST_EN_MASK 0x1 | |
4946 | #define PMIC_RG_DCXO_AUDIO_TEST_EN_SHIFT 8 | |
4947 | #define PMIC_RG_DCXO_RESERVED_MASK 0xFF | |
4948 | #define PMIC_RG_DCXO_RESERVED_SHIFT 0 | |
4949 | #define PMIC_RG_DCXO_RESERVED1_MASK 0xF | |
4950 | #define PMIC_RG_DCXO_RESERVED1_SHIFT 12 | |
4951 | #define PMIC_RG_DCXO_RESERVED0_MASK 0xF | |
4952 | #define PMIC_RG_DCXO_RESERVED0_SHIFT 8 | |
4953 | #define PMIC_RG_DCXO_FPMBUF_BIASR_MASK 0x3 | |
4954 | #define PMIC_RG_DCXO_FPMBUF_BIASR_SHIFT 6 | |
4955 | #define PMIC_RG_DCXO_AFE_CKINV_MASK 0x1 | |
4956 | #define PMIC_RG_DCXO_AFE_CKINV_SHIFT 5 | |
4957 | #define PMIC_RG_DCXO_BB_CKINV_MASK 0x1 | |
4958 | #define PMIC_RG_DCXO_BB_CKINV_SHIFT 4 | |
4959 | #define PMIC_RG_DCXO_RF2_CKINV_MASK 0x1 | |
4960 | #define PMIC_RG_DCXO_RF2_CKINV_SHIFT 3 | |
4961 | #define PMIC_RG_DCXO_BUFMODE_MASK 0x1 | |
4962 | #define PMIC_RG_DCXO_BUFMODE_SHIFT 2 | |
4963 | #define PMIC_RG_DCXO_C1C2_SYNC_CKINV_MASK 0x1 | |
4964 | #define PMIC_RG_DCXO_C1C2_SYNC_CKINV_SHIFT 1 | |
4965 | #define PMIC_RG_DCXO_C1C2_SYNC_BYP_MASK 0x1 | |
4966 | #define PMIC_RG_DCXO_C1C2_SYNC_BYP_SHIFT 0 | |
4967 | #define PMIC_RG_DCXO_FT_TRIM_OPTION_MASK 0x7 | |
4968 | #define PMIC_RG_DCXO_FT_TRIM_OPTION_SHIFT 12 | |
4969 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_START_MASK 0x1 | |
4970 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_START_SHIFT 11 | |
4971 | #define PMIC_RG_DCXO_ACL_BIT_SWAP_MASK 0x1 | |
4972 | #define PMIC_RG_DCXO_ACL_BIT_SWAP_SHIFT 10 | |
4973 | #define PMIC_RG_DCXO_ACL_BIT_END_MASK 0x7 | |
4974 | #define PMIC_RG_DCXO_ACL_BIT_END_SHIFT 7 | |
4975 | #define PMIC_RG_DCXO_ACL_BIT_START_MASK 0x7 | |
4976 | #define PMIC_RG_DCXO_ACL_BIT_START_SHIFT 4 | |
4977 | #define PMIC_RG_DCXO_MANUAL_ACL_START_MASK 0x1 | |
4978 | #define PMIC_RG_DCXO_MANUAL_ACL_START_SHIFT 3 | |
4979 | #define PMIC_RG_DCXO_OFF_32K_OUTPUT_MASK 0x1 | |
4980 | #define PMIC_RG_DCXO_OFF_32K_OUTPUT_SHIFT 2 | |
4981 | #define PMIC_RG_DCXO_TEST_SLEEP_MODE_MASK 0x1 | |
4982 | #define PMIC_RG_DCXO_TEST_SLEEP_MODE_SHIFT 1 | |
4983 | #define PMIC_RG_DCXO_TEST_MODE_MASK 0x1 | |
4984 | #define PMIC_RG_DCXO_TEST_MODE_SHIFT 0 | |
4985 | #define PMIC_RG_DCXO_CK_CHG_DELAY_MASK 0xFF | |
4986 | #define PMIC_RG_DCXO_CK_CHG_DELAY_SHIFT 8 | |
4987 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_STEP_START_MASK 0x1 | |
4988 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_STEP_START_SHIFT 7 | |
4989 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_MANUAL_MASK 0x1 | |
4990 | #define PMIC_RG_DCXO_FT_FREQ_TRIM_MANUAL_SHIFT 6 | |
4991 | #define PMIC_RG_DCXO_FT_TRIM_BIT_END_MASK 0x7 | |
4992 | #define PMIC_RG_DCXO_FT_TRIM_BIT_END_SHIFT 3 | |
4993 | #define PMIC_RG_DCXO_FT_TRIM_BIT_START_MASK 0x7 | |
4994 | #define PMIC_RG_DCXO_FT_TRIM_BIT_START_SHIFT 0 | |
4995 | #define PMIC_RG_DCXO_32K_RESIDUAL_MASK 0x3FFF | |
4996 | #define PMIC_RG_DCXO_32K_RESIDUAL_SHIFT 0 | |
4997 | #define PMIC_RG_DCXO_S2A_LDO_BUFTOP_EN_MASK 0x1 | |
4998 | #define PMIC_RG_DCXO_S2A_LDO_BUFTOP_EN_SHIFT 12 | |
4999 | #define PMIC_RG_DCXO_S2A_LDO_FPM_RCTB_MASK 0x1 | |
5000 | #define PMIC_RG_DCXO_S2A_LDO_FPM_RCTB_SHIFT 11 | |
5001 | #define PMIC_RG_DCXO_S2A_BANDGAP_RCTB_MASK 0x1 | |
5002 | #define PMIC_RG_DCXO_S2A_BANDGAP_RCTB_SHIFT 10 | |
5003 | #define PMIC_RG_DCXO_S2A_CURRENT_RCTB_MASK 0x1 | |
5004 | #define PMIC_RG_DCXO_S2A_CURRENT_RCTB_SHIFT 9 | |
5005 | #define PMIC_RG_DCXO_S2A_C1C2_SYNC_EN_MASK 0x1 | |
5006 | #define PMIC_RG_DCXO_S2A_C1C2_SYNC_EN_SHIFT 8 | |
5007 | #define PMIC_RG_DCXO_S2A_SYNC_EN_MASK 0x1 | |
5008 | #define PMIC_RG_DCXO_S2A_SYNC_EN_SHIFT 7 | |
5009 | #define PMIC_RG_DCXO_S2A_ACL_BIT_SWAP_MASK 0x1 | |
5010 | #define PMIC_RG_DCXO_S2A_ACL_BIT_SWAP_SHIFT 6 | |
5011 | #define PMIC_RG_DCXO_S2A_ACL_BIT_END_MASK 0x7 | |
5012 | #define PMIC_RG_DCXO_S2A_ACL_BIT_END_SHIFT 3 | |
5013 | #define PMIC_RG_DCXO_S2A_ACL_BIT_START_MASK 0x7 | |
5014 | #define PMIC_RG_DCXO_S2A_ACL_BIT_START_SHIFT 0 | |
5015 | #define PMIC_RG_DCXO_A2S_LDO_BUFTOP_EN_MASK 0x1 | |
5016 | #define PMIC_RG_DCXO_A2S_LDO_BUFTOP_EN_SHIFT 14 | |
5017 | #define PMIC_RG_DCXO_A2S_LDO_FPM_RCTB_MASK 0x1 | |
5018 | #define PMIC_RG_DCXO_A2S_LDO_FPM_RCTB_SHIFT 13 | |
5019 | #define PMIC_RG_DCXO_A2S_BANDGAP_RCTB_MASK 0x1 | |
5020 | #define PMIC_RG_DCXO_A2S_BANDGAP_RCTB_SHIFT 12 | |
5021 | #define PMIC_RG_DCXO_A2S_CURRENT_RCTB_MASK 0x1 | |
5022 | #define PMIC_RG_DCXO_A2S_CURRENT_RCTB_SHIFT 11 | |
5023 | #define PMIC_RG_DCXO_A2S_CAP_LOW_MASK 0x1 | |
5024 | #define PMIC_RG_DCXO_A2S_CAP_LOW_SHIFT 10 | |
5025 | #define PMIC_RG_DCXO_A2S_CAP_HIGH_MASK 0x1 | |
5026 | #define PMIC_RG_DCXO_A2S_CAP_HIGH_SHIFT 9 | |
5027 | #define PMIC_RG_DCXO_A2S_C1C2_SYNC_EN_MASK 0x1 | |
5028 | #define PMIC_RG_DCXO_A2S_C1C2_SYNC_EN_SHIFT 8 | |
5029 | #define PMIC_RG_DCXO_A2S_SYNC_EN_MASK 0x1 | |
5030 | #define PMIC_RG_DCXO_A2S_SYNC_EN_SHIFT 7 | |
5031 | #define PMIC_RG_DCXO_A2S_ACL_BIT_SWAP_MASK 0x1 | |
5032 | #define PMIC_RG_DCXO_A2S_ACL_BIT_SWAP_SHIFT 6 | |
5033 | #define PMIC_RG_DCXO_A2S_ACL_BIT_END_MASK 0x7 | |
5034 | #define PMIC_RG_DCXO_A2S_ACL_BIT_END_SHIFT 3 | |
5035 | #define PMIC_RG_DCXO_A2S_ACL_BIT_START_MASK 0x7 | |
5036 | #define PMIC_RG_DCXO_A2S_ACL_BIT_START_SHIFT 0 | |
5037 | #define PMIC_RG_DCXO_POR2_CAP_LOW_MASK 0x1 | |
5038 | #define PMIC_RG_DCXO_POR2_CAP_LOW_SHIFT 13 | |
5039 | #define PMIC_RG_DCXO_POR2_CAP_HIGH_MASK 0x1 | |
5040 | #define PMIC_RG_DCXO_POR2_CAP_HIGH_SHIFT 12 | |
5041 | #define PMIC_RG_DCXO_POR2_C1C2_SYNC_EN_MASK 0x1 | |
5042 | #define PMIC_RG_DCXO_POR2_C1C2_SYNC_EN_SHIFT 11 | |
5043 | #define PMIC_RG_DCXO_POR2_SYNC_EN_MASK 0x1 | |
5044 | #define PMIC_RG_DCXO_POR2_SYNC_EN_SHIFT 10 | |
5045 | #define PMIC_RG_DCXO_POR2_POR_LENGTH_OPTION_MASK 0x3 | |
5046 | #define PMIC_RG_DCXO_POR2_POR_LENGTH_OPTION_SHIFT 8 | |
5047 | #define PMIC_RG_DCXO_POR2_ACL_BIT_SWAP_MASK 0x1 | |
5048 | #define PMIC_RG_DCXO_POR2_ACL_BIT_SWAP_SHIFT 6 | |
5049 | #define PMIC_RG_DCXO_POR2_ACL_BIT_END_MASK 0x7 | |
5050 | #define PMIC_RG_DCXO_POR2_ACL_BIT_END_SHIFT 3 | |
5051 | #define PMIC_RG_DCXO_POR2_ACL_BIT_START_MASK 0x7 | |
5052 | #define PMIC_RG_DCXO_POR2_ACL_BIT_START_SHIFT 0 | |
5053 | #define PMIC_RG_DCXO_FT_TRIM_LENGTH_OPTION_MASK 0xFF | |
5054 | #define PMIC_RG_DCXO_FT_TRIM_LENGTH_OPTION_SHIFT 0 | |
5055 | #define PMIC_RGS_DCXO_C2_MASK 0xFF | |
5056 | #define PMIC_RGS_DCXO_C2_SHIFT 8 | |
5057 | #define PMIC_RGS_DCXO_ICONT_MASK 0xFF | |
5058 | #define PMIC_RGS_DCXO_ICONT_SHIFT 0 | |
5059 | #define PMIC_RGS_DCXO_TRIM2_C2_MASK 0xFF | |
5060 | #define PMIC_RGS_DCXO_TRIM2_C2_SHIFT 8 | |
5061 | #define PMIC_RGS_DCXO_TRIM1_C2_MASK 0xFF | |
5062 | #define PMIC_RGS_DCXO_TRIM1_C2_SHIFT 0 | |
5063 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_STEP_VALUE_MASK 0x1 | |
5064 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_STEP_VALUE_SHIFT 5 | |
5065 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_STEP_END_MASK 0x1 | |
5066 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_STEP_END_SHIFT 4 | |
5067 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_END_MASK 0x1 | |
5068 | #define PMIC_RGS_DCXO_FT_FREQ_TRIM_END_SHIFT 3 | |
5069 | #define PMIC_RGS_DCXO_MANUAL_ACL_END_MASK 0x1 | |
5070 | #define PMIC_RGS_DCXO_MANUAL_ACL_END_SHIFT 2 | |
5071 | #define PMIC_RGS_DCXO_XTAL_MODE_MASK 0x1 | |
5072 | #define PMIC_RGS_DCXO_XTAL_MODE_SHIFT 1 | |
5073 | #define PMIC_RGS_DCXO_TRIM_SEL_MASK 0x1 | |
5074 | #define PMIC_RGS_DCXO_TRIM_SEL_SHIFT 0 | |
5075 | ||
5076 | #endif /* _MT6397_PMIC_UPMU_HW_H_ */ |