Commit | Line | Data |
---|---|---|
651c74c7 SB |
1 | /* |
2 | * arch/arm/mach-kirkwood/common.c | |
3 | * | |
4 | * Core functions for Marvell Kirkwood SoCs | |
5 | * | |
6 | * This file is licensed under the terms of the GNU General Public | |
7 | * License version 2. This program is licensed "as is" without any | |
8 | * warranty of any kind, whether express or implied. | |
9 | */ | |
10 | ||
11 | #include <linux/kernel.h> | |
12 | #include <linux/init.h> | |
13 | #include <linux/platform_device.h> | |
14 | #include <linux/serial_8250.h> | |
651c74c7 | 15 | #include <linux/ata_platform.h> |
fb7b2d3f | 16 | #include <linux/mtd/nand.h> |
ee962723 | 17 | #include <linux/dma-mapping.h> |
2f129bf4 AL |
18 | #include <linux/clk-provider.h> |
19 | #include <linux/spinlock.h> | |
e91cac0a | 20 | #include <linux/mv643xx_i2c.h> |
98adf932 AL |
21 | #include <linux/timex.h> |
22 | #include <linux/kexec.h> | |
dcf1cece | 23 | #include <net/dsa.h> |
651c74c7 | 24 | #include <asm/page.h> |
651c74c7 SB |
25 | #include <asm/mach/map.h> |
26 | #include <asm/mach/time.h> | |
a09e64fb | 27 | #include <mach/kirkwood.h> |
fdd8b079 | 28 | #include <mach/bridge-regs.h> |
c02cecb9 | 29 | #include <linux/platform_data/asoc-kirkwood.h> |
6f088f1d | 30 | #include <plat/cache-feroceon-l2.h> |
c02cecb9 AB |
31 | #include <linux/platform_data/mmc-mvsdio.h> |
32 | #include <linux/platform_data/mtd-orion_nand.h> | |
33 | #include <linux/platform_data/usb-ehci-orion.h> | |
28a2b450 | 34 | #include <plat/common.h> |
6f088f1d | 35 | #include <plat/time.h> |
c02cecb9 | 36 | #include <linux/platform_data/dma-mv_xor.h> |
651c74c7 SB |
37 | #include "common.h" |
38 | ||
39 | /***************************************************************************** | |
40 | * I/O Address Mapping | |
41 | ****************************************************************************/ | |
42 | static struct map_desc kirkwood_io_desc[] __initdata = { | |
43 | { | |
060f3d19 | 44 | .virtual = (unsigned long) KIRKWOOD_REGS_VIRT_BASE, |
651c74c7 SB |
45 | .pfn = __phys_to_pfn(KIRKWOOD_REGS_PHYS_BASE), |
46 | .length = KIRKWOOD_REGS_SIZE, | |
47 | .type = MT_DEVICE, | |
48 | }, | |
49 | }; | |
50 | ||
51 | void __init kirkwood_map_io(void) | |
52 | { | |
53 | iotable_init(kirkwood_io_desc, ARRAY_SIZE(kirkwood_io_desc)); | |
54 | } | |
55 | ||
2f129bf4 AL |
56 | /***************************************************************************** |
57 | * CLK tree | |
58 | ****************************************************************************/ | |
98d9986c | 59 | |
b5409430 SB |
60 | static void enable_sata0(void) |
61 | { | |
62 | /* Enable PLL and IVREF */ | |
63 | writel(readl(SATA0_PHY_MODE_2) | 0xf, SATA0_PHY_MODE_2); | |
64 | /* Enable PHY */ | |
65 | writel(readl(SATA0_IF_CTRL) & ~0x200, SATA0_IF_CTRL); | |
66 | } | |
67 | ||
98d9986c AL |
68 | static void disable_sata0(void) |
69 | { | |
70 | /* Disable PLL and IVREF */ | |
71 | writel(readl(SATA0_PHY_MODE_2) & ~0xf, SATA0_PHY_MODE_2); | |
72 | /* Disable PHY */ | |
73 | writel(readl(SATA0_IF_CTRL) | 0x200, SATA0_IF_CTRL); | |
74 | } | |
75 | ||
b5409430 SB |
76 | static void enable_sata1(void) |
77 | { | |
78 | /* Enable PLL and IVREF */ | |
79 | writel(readl(SATA1_PHY_MODE_2) | 0xf, SATA1_PHY_MODE_2); | |
80 | /* Enable PHY */ | |
81 | writel(readl(SATA1_IF_CTRL) & ~0x200, SATA1_IF_CTRL); | |
82 | } | |
83 | ||
98d9986c AL |
84 | static void disable_sata1(void) |
85 | { | |
86 | /* Disable PLL and IVREF */ | |
87 | writel(readl(SATA1_PHY_MODE_2) & ~0xf, SATA1_PHY_MODE_2); | |
88 | /* Disable PHY */ | |
89 | writel(readl(SATA1_IF_CTRL) | 0x200, SATA1_IF_CTRL); | |
90 | } | |
91 | ||
92 | static void disable_pcie0(void) | |
93 | { | |
94 | writel(readl(PCIE_LINK_CTRL) | 0x10, PCIE_LINK_CTRL); | |
95 | while (1) | |
96 | if (readl(PCIE_STATUS) & 0x1) | |
97 | break; | |
98 | writel(readl(PCIE_LINK_CTRL) & ~0x10, PCIE_LINK_CTRL); | |
99 | } | |
100 | ||
101 | static void disable_pcie1(void) | |
102 | { | |
103 | u32 dev, rev; | |
104 | ||
105 | kirkwood_pcie_id(&dev, &rev); | |
106 | ||
107 | if (dev == MV88F6282_DEV_ID) { | |
108 | writel(readl(PCIE1_LINK_CTRL) | 0x10, PCIE1_LINK_CTRL); | |
109 | while (1) | |
110 | if (readl(PCIE1_STATUS) & 0x1) | |
111 | break; | |
112 | writel(readl(PCIE1_LINK_CTRL) & ~0x10, PCIE1_LINK_CTRL); | |
113 | } | |
114 | } | |
115 | ||
b5409430 SB |
116 | /* An extended version of the gated clk. This calls fn_en()/fn_dis |
117 | * before enabling/disabling the clock. We use this to turn on/off | |
118 | * PHYs etc. */ | |
98d9986c AL |
119 | struct clk_gate_fn { |
120 | struct clk_gate gate; | |
b5409430 SB |
121 | void (*fn_en)(void); |
122 | void (*fn_dis)(void); | |
98d9986c AL |
123 | }; |
124 | ||
125 | #define to_clk_gate_fn(_gate) container_of(_gate, struct clk_gate_fn, gate) | |
126 | #define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw) | |
127 | ||
b5409430 SB |
128 | static int clk_gate_fn_enable(struct clk_hw *hw) |
129 | { | |
130 | struct clk_gate *gate = to_clk_gate(hw); | |
131 | struct clk_gate_fn *gate_fn = to_clk_gate_fn(gate); | |
132 | int ret; | |
133 | ||
134 | ret = clk_gate_ops.enable(hw); | |
135 | if (!ret && gate_fn->fn_en) | |
136 | gate_fn->fn_en(); | |
137 | ||
138 | return ret; | |
139 | } | |
140 | ||
98d9986c AL |
141 | static void clk_gate_fn_disable(struct clk_hw *hw) |
142 | { | |
143 | struct clk_gate *gate = to_clk_gate(hw); | |
144 | struct clk_gate_fn *gate_fn = to_clk_gate_fn(gate); | |
145 | ||
b5409430 SB |
146 | if (gate_fn->fn_dis) |
147 | gate_fn->fn_dis(); | |
98d9986c AL |
148 | |
149 | clk_gate_ops.disable(hw); | |
150 | } | |
151 | ||
152 | static struct clk_ops clk_gate_fn_ops; | |
153 | ||
154 | static struct clk __init *clk_register_gate_fn(struct device *dev, | |
155 | const char *name, | |
156 | const char *parent_name, unsigned long flags, | |
157 | void __iomem *reg, u8 bit_idx, | |
158 | u8 clk_gate_flags, spinlock_t *lock, | |
b5409430 | 159 | void (*fn_en)(void), void (*fn_dis)(void)) |
98d9986c AL |
160 | { |
161 | struct clk_gate_fn *gate_fn; | |
162 | struct clk *clk; | |
163 | struct clk_init_data init; | |
164 | ||
165 | gate_fn = kzalloc(sizeof(struct clk_gate_fn), GFP_KERNEL); | |
166 | if (!gate_fn) { | |
167 | pr_err("%s: could not allocate gated clk\n", __func__); | |
168 | return ERR_PTR(-ENOMEM); | |
169 | } | |
170 | ||
171 | init.name = name; | |
172 | init.ops = &clk_gate_fn_ops; | |
173 | init.flags = flags; | |
174 | init.parent_names = (parent_name ? &parent_name : NULL); | |
175 | init.num_parents = (parent_name ? 1 : 0); | |
176 | ||
177 | /* struct clk_gate assignments */ | |
178 | gate_fn->gate.reg = reg; | |
179 | gate_fn->gate.bit_idx = bit_idx; | |
180 | gate_fn->gate.flags = clk_gate_flags; | |
181 | gate_fn->gate.lock = lock; | |
182 | gate_fn->gate.hw.init = &init; | |
b5409430 SB |
183 | gate_fn->fn_en = fn_en; |
184 | gate_fn->fn_dis = fn_dis; | |
98d9986c | 185 | |
b5409430 SB |
186 | /* ops is the gate ops, but with our enable/disable functions */ |
187 | if (clk_gate_fn_ops.enable != clk_gate_fn_enable || | |
188 | clk_gate_fn_ops.disable != clk_gate_fn_disable) { | |
98d9986c | 189 | clk_gate_fn_ops = clk_gate_ops; |
b5409430 | 190 | clk_gate_fn_ops.enable = clk_gate_fn_enable; |
98d9986c AL |
191 | clk_gate_fn_ops.disable = clk_gate_fn_disable; |
192 | } | |
193 | ||
194 | clk = clk_register(dev, &gate_fn->gate.hw); | |
195 | ||
196 | if (IS_ERR(clk)) | |
197 | kfree(gate_fn); | |
198 | ||
199 | return clk; | |
200 | } | |
201 | ||
2f129bf4 AL |
202 | static DEFINE_SPINLOCK(gating_lock); |
203 | static struct clk *tclk; | |
204 | ||
205 | static struct clk __init *kirkwood_register_gate(const char *name, u8 bit_idx) | |
206 | { | |
060f3d19 | 207 | return clk_register_gate(NULL, name, "tclk", 0, CLOCK_GATING_CTRL, |
2f129bf4 AL |
208 | bit_idx, 0, &gating_lock); |
209 | } | |
210 | ||
98d9986c AL |
211 | static struct clk __init *kirkwood_register_gate_fn(const char *name, |
212 | u8 bit_idx, | |
b5409430 SB |
213 | void (*fn_en)(void), |
214 | void (*fn_dis)(void)) | |
98d9986c | 215 | { |
060f3d19 | 216 | return clk_register_gate_fn(NULL, name, "tclk", 0, CLOCK_GATING_CTRL, |
b5409430 | 217 | bit_idx, 0, &gating_lock, fn_en, fn_dis); |
98d9986c AL |
218 | } |
219 | ||
128789a8 AL |
220 | static struct clk *ge0, *ge1; |
221 | ||
2f129bf4 AL |
222 | void __init kirkwood_clk_init(void) |
223 | { | |
128789a8 | 224 | struct clk *runit, *sata0, *sata1, *usb0, *sdio; |
e919c716 | 225 | struct clk *crypto, *xor0, *xor1, *pex0, *pex1, *audio; |
4574b886 | 226 | |
2f129bf4 AL |
227 | tclk = clk_register_fixed_rate(NULL, "tclk", NULL, |
228 | CLK_IS_ROOT, kirkwood_tclk); | |
229 | ||
4574b886 | 230 | runit = kirkwood_register_gate("runit", CGC_BIT_RUNIT); |
452503eb AL |
231 | ge0 = kirkwood_register_gate("ge0", CGC_BIT_GE0); |
232 | ge1 = kirkwood_register_gate("ge1", CGC_BIT_GE1); | |
98d9986c | 233 | sata0 = kirkwood_register_gate_fn("sata0", CGC_BIT_SATA0, |
b5409430 | 234 | enable_sata0, disable_sata0); |
98d9986c | 235 | sata1 = kirkwood_register_gate_fn("sata1", CGC_BIT_SATA1, |
b5409430 | 236 | enable_sata1, disable_sata1); |
8c869eda | 237 | usb0 = kirkwood_register_gate("usb0", CGC_BIT_USB0); |
f4f7561e | 238 | sdio = kirkwood_register_gate("sdio", CGC_BIT_SDIO); |
1f80b126 | 239 | crypto = kirkwood_register_gate("crypto", CGC_BIT_CRYPTO); |
c510182b AL |
240 | xor0 = kirkwood_register_gate("xor0", CGC_BIT_XOR0); |
241 | xor1 = kirkwood_register_gate("xor1", CGC_BIT_XOR1); | |
98d9986c | 242 | pex0 = kirkwood_register_gate_fn("pex0", CGC_BIT_PEX0, |
b5409430 | 243 | NULL, disable_pcie0); |
98d9986c | 244 | pex1 = kirkwood_register_gate_fn("pex1", CGC_BIT_PEX1, |
b5409430 | 245 | NULL, disable_pcie1); |
e919c716 | 246 | audio = kirkwood_register_gate("audio", CGC_BIT_AUDIO); |
2f129bf4 AL |
247 | kirkwood_register_gate("tdm", CGC_BIT_TDM); |
248 | kirkwood_register_gate("tsu", CGC_BIT_TSU); | |
4574b886 AL |
249 | |
250 | /* clkdev entries, mapping clks to devices */ | |
251 | orion_clkdev_add(NULL, "orion_spi.0", runit); | |
252 | orion_clkdev_add(NULL, "orion_spi.1", runit); | |
452503eb AL |
253 | orion_clkdev_add(NULL, MV643XX_ETH_NAME ".0", ge0); |
254 | orion_clkdev_add(NULL, MV643XX_ETH_NAME ".1", ge1); | |
4f04be62 | 255 | orion_clkdev_add(NULL, "orion_wdt", tclk); |
eee98990 AL |
256 | orion_clkdev_add("0", "sata_mv.0", sata0); |
257 | orion_clkdev_add("1", "sata_mv.0", sata1); | |
8c869eda | 258 | orion_clkdev_add(NULL, "orion-ehci.0", usb0); |
9c2bd504 | 259 | orion_clkdev_add(NULL, "orion_nand", runit); |
f4f7561e | 260 | orion_clkdev_add(NULL, "mvsdio", sdio); |
1f80b126 | 261 | orion_clkdev_add(NULL, "mv_crypto", crypto); |
0dddee7a TP |
262 | orion_clkdev_add(NULL, MV_XOR_NAME ".0", xor0); |
263 | orion_clkdev_add(NULL, MV_XOR_NAME ".1", xor1); | |
27e53cfb AL |
264 | orion_clkdev_add("0", "pcie", pex0); |
265 | orion_clkdev_add("1", "pcie", pex1); | |
e919c716 | 266 | orion_clkdev_add(NULL, "kirkwood-i2s", audio); |
e91cac0a | 267 | orion_clkdev_add(NULL, MV64XXX_I2C_CTLR_NAME ".0", runit); |
bff08445 | 268 | orion_clkdev_add(NULL, MV64XXX_I2C_CTLR_NAME ".1", runit); |
f479db44 AL |
269 | |
270 | /* Marvell says runit is used by SPI, UART, NAND, TWSI, ..., | |
271 | * so should never be gated. | |
272 | */ | |
273 | clk_prepare_enable(runit); | |
2f129bf4 AL |
274 | } |
275 | ||
651c74c7 SB |
276 | /***************************************************************************** |
277 | * EHCI0 | |
278 | ****************************************************************************/ | |
651c74c7 SB |
279 | void __init kirkwood_ehci_init(void) |
280 | { | |
72053353 | 281 | orion_ehci_init(USB_PHYS_BASE, IRQ_KIRKWOOD_USB, EHCI_PHY_NA); |
651c74c7 SB |
282 | } |
283 | ||
284 | ||
285 | /***************************************************************************** | |
286 | * GE00 | |
287 | ****************************************************************************/ | |
651c74c7 SB |
288 | void __init kirkwood_ge00_init(struct mv643xx_eth_platform_data *eth_data) |
289 | { | |
db33f4de | 290 | orion_ge00_init(eth_data, |
7e3819d8 | 291 | GE00_PHYS_BASE, IRQ_KIRKWOOD_GE00_SUM, |
58569aee | 292 | IRQ_KIRKWOOD_GE00_ERR, 1600); |
128789a8 AL |
293 | /* The interface forgets the MAC address assigned by u-boot if |
294 | the clock is turned off, so claim the clk now. */ | |
295 | clk_prepare_enable(ge0); | |
651c74c7 SB |
296 | } |
297 | ||
298 | ||
d15fb9ef RS |
299 | /***************************************************************************** |
300 | * GE01 | |
301 | ****************************************************************************/ | |
d15fb9ef RS |
302 | void __init kirkwood_ge01_init(struct mv643xx_eth_platform_data *eth_data) |
303 | { | |
db33f4de | 304 | orion_ge01_init(eth_data, |
7e3819d8 | 305 | GE01_PHYS_BASE, IRQ_KIRKWOOD_GE01_SUM, |
58569aee | 306 | IRQ_KIRKWOOD_GE01_ERR, 1600); |
128789a8 | 307 | clk_prepare_enable(ge1); |
d15fb9ef RS |
308 | } |
309 | ||
310 | ||
dcf1cece LB |
311 | /***************************************************************************** |
312 | * Ethernet switch | |
313 | ****************************************************************************/ | |
dcf1cece LB |
314 | void __init kirkwood_ge00_switch_init(struct dsa_platform_data *d, int irq) |
315 | { | |
7e3819d8 | 316 | orion_ge00_switch_init(d, irq); |
dcf1cece LB |
317 | } |
318 | ||
319 | ||
fb7b2d3f NP |
320 | /***************************************************************************** |
321 | * NAND flash | |
322 | ****************************************************************************/ | |
323 | static struct resource kirkwood_nand_resource = { | |
324 | .flags = IORESOURCE_MEM, | |
325 | .start = KIRKWOOD_NAND_MEM_PHYS_BASE, | |
326 | .end = KIRKWOOD_NAND_MEM_PHYS_BASE + | |
327 | KIRKWOOD_NAND_MEM_SIZE - 1, | |
328 | }; | |
329 | ||
330 | static struct orion_nand_data kirkwood_nand_data = { | |
331 | .cle = 0, | |
332 | .ale = 1, | |
333 | .width = 8, | |
334 | }; | |
335 | ||
336 | static struct platform_device kirkwood_nand_flash = { | |
337 | .name = "orion_nand", | |
338 | .id = -1, | |
339 | .dev = { | |
340 | .platform_data = &kirkwood_nand_data, | |
341 | }, | |
342 | .resource = &kirkwood_nand_resource, | |
343 | .num_resources = 1, | |
344 | }; | |
345 | ||
346 | void __init kirkwood_nand_init(struct mtd_partition *parts, int nr_parts, | |
347 | int chip_delay) | |
348 | { | |
349 | kirkwood_nand_data.parts = parts; | |
350 | kirkwood_nand_data.nr_parts = nr_parts; | |
351 | kirkwood_nand_data.chip_delay = chip_delay; | |
352 | platform_device_register(&kirkwood_nand_flash); | |
353 | } | |
354 | ||
010937ec BD |
355 | void __init kirkwood_nand_init_rnb(struct mtd_partition *parts, int nr_parts, |
356 | int (*dev_ready)(struct mtd_info *)) | |
357 | { | |
010937ec BD |
358 | kirkwood_nand_data.parts = parts; |
359 | kirkwood_nand_data.nr_parts = nr_parts; | |
360 | kirkwood_nand_data.dev_ready = dev_ready; | |
361 | platform_device_register(&kirkwood_nand_flash); | |
362 | } | |
fb7b2d3f | 363 | |
651c74c7 SB |
364 | /***************************************************************************** |
365 | * SoC RTC | |
366 | ****************************************************************************/ | |
e871b87a | 367 | static void __init kirkwood_rtc_init(void) |
651c74c7 | 368 | { |
4748058c | 369 | orion_rtc_init(RTC_PHYS_BASE, IRQ_KIRKWOOD_RTC); |
651c74c7 SB |
370 | } |
371 | ||
372 | ||
373 | /***************************************************************************** | |
374 | * SATA | |
375 | ****************************************************************************/ | |
651c74c7 SB |
376 | void __init kirkwood_sata_init(struct mv_sata_platform_data *sata_data) |
377 | { | |
db33f4de | 378 | orion_sata_init(sata_data, SATA_PHYS_BASE, IRQ_KIRKWOOD_SATA); |
651c74c7 SB |
379 | } |
380 | ||
381 | ||
8235ee00 NP |
382 | /***************************************************************************** |
383 | * SD/SDIO/MMC | |
384 | ****************************************************************************/ | |
385 | static struct resource mvsdio_resources[] = { | |
386 | [0] = { | |
387 | .start = SDIO_PHYS_BASE, | |
388 | .end = SDIO_PHYS_BASE + SZ_1K - 1, | |
389 | .flags = IORESOURCE_MEM, | |
390 | }, | |
391 | [1] = { | |
392 | .start = IRQ_KIRKWOOD_SDIO, | |
393 | .end = IRQ_KIRKWOOD_SDIO, | |
394 | .flags = IORESOURCE_IRQ, | |
395 | }, | |
396 | }; | |
397 | ||
5c602551 | 398 | static u64 mvsdio_dmamask = DMA_BIT_MASK(32); |
8235ee00 NP |
399 | |
400 | static struct platform_device kirkwood_sdio = { | |
401 | .name = "mvsdio", | |
402 | .id = -1, | |
403 | .dev = { | |
404 | .dma_mask = &mvsdio_dmamask, | |
5c602551 | 405 | .coherent_dma_mask = DMA_BIT_MASK(32), |
8235ee00 NP |
406 | }, |
407 | .num_resources = ARRAY_SIZE(mvsdio_resources), | |
408 | .resource = mvsdio_resources, | |
409 | }; | |
410 | ||
411 | void __init kirkwood_sdio_init(struct mvsdio_platform_data *mvsdio_data) | |
412 | { | |
413 | u32 dev, rev; | |
414 | ||
415 | kirkwood_pcie_id(&dev, &rev); | |
1e4d2d3d | 416 | if (rev == 0 && dev != MV88F6282_DEV_ID) /* catch all Kirkwood Z0's */ |
8235ee00 NP |
417 | mvsdio_data->clock = 100000000; |
418 | else | |
419 | mvsdio_data->clock = 200000000; | |
8235ee00 NP |
420 | kirkwood_sdio.dev.platform_data = mvsdio_data; |
421 | platform_device_register(&kirkwood_sdio); | |
422 | } | |
423 | ||
424 | ||
18365d18 LB |
425 | /***************************************************************************** |
426 | * SPI | |
427 | ****************************************************************************/ | |
d1c925b2 | 428 | void __init kirkwood_spi_init(void) |
18365d18 | 429 | { |
4574b886 | 430 | orion_spi_init(SPI_PHYS_BASE); |
18365d18 LB |
431 | } |
432 | ||
433 | ||
6574e001 MM |
434 | /***************************************************************************** |
435 | * I2C | |
436 | ****************************************************************************/ | |
6574e001 MM |
437 | void __init kirkwood_i2c_init(void) |
438 | { | |
aac7ffa3 | 439 | orion_i2c_init(I2C_PHYS_BASE, IRQ_KIRKWOOD_TWSI, 8); |
6574e001 MM |
440 | } |
441 | ||
442 | ||
651c74c7 SB |
443 | /***************************************************************************** |
444 | * UART0 | |
445 | ****************************************************************************/ | |
651c74c7 SB |
446 | |
447 | void __init kirkwood_uart0_init(void) | |
448 | { | |
28a2b450 | 449 | orion_uart0_init(UART0_VIRT_BASE, UART0_PHYS_BASE, |
74c33576 | 450 | IRQ_KIRKWOOD_UART_0, tclk); |
651c74c7 SB |
451 | } |
452 | ||
453 | ||
454 | /***************************************************************************** | |
455 | * UART1 | |
456 | ****************************************************************************/ | |
651c74c7 SB |
457 | void __init kirkwood_uart1_init(void) |
458 | { | |
28a2b450 | 459 | orion_uart1_init(UART1_VIRT_BASE, UART1_PHYS_BASE, |
74c33576 | 460 | IRQ_KIRKWOOD_UART_1, tclk); |
651c74c7 SB |
461 | } |
462 | ||
ae5c8c83 NP |
463 | /***************************************************************************** |
464 | * Cryptographic Engines and Security Accelerator (CESA) | |
465 | ****************************************************************************/ | |
ae5c8c83 NP |
466 | void __init kirkwood_crypto_init(void) |
467 | { | |
44350061 AL |
468 | orion_crypto_init(CRYPTO_PHYS_BASE, KIRKWOOD_SRAM_PHYS_BASE, |
469 | KIRKWOOD_SRAM_SIZE, IRQ_KIRKWOOD_CRYPTO); | |
ae5c8c83 NP |
470 | } |
471 | ||
472 | ||
09c0ed2e SB |
473 | /***************************************************************************** |
474 | * XOR0 | |
475 | ****************************************************************************/ | |
2b45e05f | 476 | void __init kirkwood_xor0_init(void) |
09c0ed2e | 477 | { |
db33f4de | 478 | orion_xor0_init(XOR0_PHYS_BASE, XOR0_HIGH_PHYS_BASE, |
ee962723 | 479 | IRQ_KIRKWOOD_XOR_00, IRQ_KIRKWOOD_XOR_01); |
09c0ed2e SB |
480 | } |
481 | ||
482 | ||
483 | /***************************************************************************** | |
484 | * XOR1 | |
485 | ****************************************************************************/ | |
2b45e05f | 486 | void __init kirkwood_xor1_init(void) |
09c0ed2e | 487 | { |
ee962723 AL |
488 | orion_xor1_init(XOR1_PHYS_BASE, XOR1_HIGH_PHYS_BASE, |
489 | IRQ_KIRKWOOD_XOR_10, IRQ_KIRKWOOD_XOR_11); | |
09c0ed2e SB |
490 | } |
491 | ||
492 | ||
054bd3f0 TR |
493 | /***************************************************************************** |
494 | * Watchdog | |
495 | ****************************************************************************/ | |
2b45e05f | 496 | void __init kirkwood_wdt_init(void) |
054bd3f0 | 497 | { |
4f04be62 | 498 | orion_wdt_init(); |
054bd3f0 TR |
499 | } |
500 | ||
9cfc94eb AL |
501 | /***************************************************************************** |
502 | * CPU idle | |
503 | ****************************************************************************/ | |
504 | static struct resource kirkwood_cpuidle_resource[] = { | |
505 | { | |
506 | .flags = IORESOURCE_MEM, | |
507 | .start = DDR_OPERATION_BASE, | |
508 | .end = DDR_OPERATION_BASE + 3, | |
509 | }, | |
510 | }; | |
511 | ||
512 | static struct platform_device kirkwood_cpuidle = { | |
513 | .name = "kirkwood_cpuidle", | |
514 | .id = -1, | |
515 | .resource = kirkwood_cpuidle_resource, | |
516 | .num_resources = 1, | |
517 | }; | |
518 | ||
519 | void __init kirkwood_cpuidle_init(void) | |
520 | { | |
521 | platform_device_register(&kirkwood_cpuidle); | |
522 | } | |
054bd3f0 | 523 | |
651c74c7 SB |
524 | /***************************************************************************** |
525 | * Time handling | |
526 | ****************************************************************************/ | |
4ee1f6b5 LB |
527 | void __init kirkwood_init_early(void) |
528 | { | |
529 | orion_time_set_base(TIMER_VIRT_BASE); | |
cb01b633 | 530 | |
5cc0673a TP |
531 | mvebu_mbus_init("marvell,kirkwood-mbus", |
532 | BRIDGE_WINS_BASE, BRIDGE_WINS_SZ, | |
533 | DDR_WINDOW_CPU_BASE, DDR_WINDOW_CPU_SZ); | |
4ee1f6b5 LB |
534 | } |
535 | ||
79d4dd77 RS |
536 | int kirkwood_tclk; |
537 | ||
9b8ebfec | 538 | static int __init kirkwood_find_tclk(void) |
79d4dd77 | 539 | { |
b2b3dc2f RS |
540 | u32 dev, rev; |
541 | ||
542 | kirkwood_pcie_id(&dev, &rev); | |
1e4d2d3d | 543 | |
2fa0f939 SG |
544 | if (dev == MV88F6281_DEV_ID || dev == MV88F6282_DEV_ID) |
545 | if (((readl(SAMPLE_AT_RESET) >> 21) & 1) == 0) | |
546 | return 200000000; | |
b2b3dc2f | 547 | |
79d4dd77 RS |
548 | return 166666667; |
549 | } | |
550 | ||
6bb27d73 | 551 | void __init kirkwood_timer_init(void) |
651c74c7 | 552 | { |
79d4dd77 | 553 | kirkwood_tclk = kirkwood_find_tclk(); |
4ee1f6b5 LB |
554 | |
555 | orion_time_init(BRIDGE_VIRT_BASE, BRIDGE_INT_TIMER1_CLR, | |
556 | IRQ_KIRKWOOD_BRIDGE, kirkwood_tclk); | |
651c74c7 SB |
557 | } |
558 | ||
49106c72 | 559 | /***************************************************************************** |
560 | * Audio | |
561 | ****************************************************************************/ | |
562 | static struct resource kirkwood_i2s_resources[] = { | |
563 | [0] = { | |
564 | .start = AUDIO_PHYS_BASE, | |
565 | .end = AUDIO_PHYS_BASE + SZ_16K - 1, | |
566 | .flags = IORESOURCE_MEM, | |
567 | }, | |
568 | [1] = { | |
569 | .start = IRQ_KIRKWOOD_I2S, | |
570 | .end = IRQ_KIRKWOOD_I2S, | |
571 | .flags = IORESOURCE_IRQ, | |
572 | }, | |
573 | }; | |
574 | ||
575 | static struct kirkwood_asoc_platform_data kirkwood_i2s_data = { | |
49106c72 | 576 | .burst = 128, |
577 | }; | |
578 | ||
579 | static struct platform_device kirkwood_i2s_device = { | |
580 | .name = "kirkwood-i2s", | |
581 | .id = -1, | |
582 | .num_resources = ARRAY_SIZE(kirkwood_i2s_resources), | |
583 | .resource = kirkwood_i2s_resources, | |
584 | .dev = { | |
585 | .platform_data = &kirkwood_i2s_data, | |
586 | }, | |
587 | }; | |
588 | ||
f0fba2ad | 589 | static struct platform_device kirkwood_pcm_device = { |
c88e7b93 | 590 | .name = "kirkwood-pcm-audio", |
f0fba2ad LG |
591 | .id = -1, |
592 | }; | |
593 | ||
49106c72 | 594 | void __init kirkwood_audio_init(void) |
595 | { | |
49106c72 | 596 | platform_device_register(&kirkwood_i2s_device); |
f0fba2ad | 597 | platform_device_register(&kirkwood_pcm_device); |
49106c72 | 598 | } |
651c74c7 SB |
599 | |
600 | /***************************************************************************** | |
601 | * General | |
602 | ****************************************************************************/ | |
b2b3dc2f RS |
603 | /* |
604 | * Identify device ID and revision. | |
605 | */ | |
2b45e05f | 606 | char * __init kirkwood_id(void) |
651c74c7 | 607 | { |
b2b3dc2f RS |
608 | u32 dev, rev; |
609 | ||
610 | kirkwood_pcie_id(&dev, &rev); | |
611 | ||
612 | if (dev == MV88F6281_DEV_ID) { | |
613 | if (rev == MV88F6281_REV_Z0) | |
614 | return "MV88F6281-Z0"; | |
615 | else if (rev == MV88F6281_REV_A0) | |
616 | return "MV88F6281-A0"; | |
aec1bad3 SG |
617 | else if (rev == MV88F6281_REV_A1) |
618 | return "MV88F6281-A1"; | |
b2b3dc2f RS |
619 | else |
620 | return "MV88F6281-Rev-Unsupported"; | |
621 | } else if (dev == MV88F6192_DEV_ID) { | |
622 | if (rev == MV88F6192_REV_Z0) | |
623 | return "MV88F6192-Z0"; | |
624 | else if (rev == MV88F6192_REV_A0) | |
625 | return "MV88F6192-A0"; | |
1c2003a1 SB |
626 | else if (rev == MV88F6192_REV_A1) |
627 | return "MV88F6192-A1"; | |
b2b3dc2f RS |
628 | else |
629 | return "MV88F6192-Rev-Unsupported"; | |
630 | } else if (dev == MV88F6180_DEV_ID) { | |
631 | if (rev == MV88F6180_REV_A0) | |
632 | return "MV88F6180-Rev-A0"; | |
1c2003a1 SB |
633 | else if (rev == MV88F6180_REV_A1) |
634 | return "MV88F6180-Rev-A1"; | |
b2b3dc2f RS |
635 | else |
636 | return "MV88F6180-Rev-Unsupported"; | |
1e4d2d3d SB |
637 | } else if (dev == MV88F6282_DEV_ID) { |
638 | if (rev == MV88F6282_REV_A0) | |
639 | return "MV88F6282-Rev-A0"; | |
a87d89e7 MM |
640 | else if (rev == MV88F6282_REV_A1) |
641 | return "MV88F6282-Rev-A1"; | |
1e4d2d3d SB |
642 | else |
643 | return "MV88F6282-Rev-Unsupported"; | |
b2b3dc2f RS |
644 | } else { |
645 | return "Device-Unknown"; | |
651c74c7 | 646 | } |
651c74c7 SB |
647 | } |
648 | ||
5cc0673a TP |
649 | void __init kirkwood_setup_wins(void) |
650 | { | |
651 | /* | |
652 | * The PCIe windows will no longer be statically allocated | |
653 | * here once Kirkwood is migrated to the pci-mvebu driver. | |
654 | */ | |
655 | mvebu_mbus_add_window_remap_flags("pcie0.0", | |
656 | KIRKWOOD_PCIE_IO_PHYS_BASE, | |
657 | KIRKWOOD_PCIE_IO_SIZE, | |
658 | KIRKWOOD_PCIE_IO_BUS_BASE, | |
659 | MVEBU_MBUS_PCI_IO); | |
660 | mvebu_mbus_add_window_remap_flags("pcie0.0", | |
661 | KIRKWOOD_PCIE_MEM_PHYS_BASE, | |
662 | KIRKWOOD_PCIE_MEM_SIZE, | |
663 | MVEBU_MBUS_NO_REMAP, | |
664 | MVEBU_MBUS_PCI_MEM); | |
665 | mvebu_mbus_add_window_remap_flags("pcie1.0", | |
666 | KIRKWOOD_PCIE1_IO_PHYS_BASE, | |
667 | KIRKWOOD_PCIE1_IO_SIZE, | |
668 | KIRKWOOD_PCIE1_IO_BUS_BASE, | |
669 | MVEBU_MBUS_PCI_IO); | |
670 | mvebu_mbus_add_window_remap_flags("pcie1.0", | |
671 | KIRKWOOD_PCIE1_MEM_PHYS_BASE, | |
672 | KIRKWOOD_PCIE1_MEM_SIZE, | |
673 | MVEBU_MBUS_NO_REMAP, | |
674 | MVEBU_MBUS_PCI_MEM); | |
675 | mvebu_mbus_add_window("nand", KIRKWOOD_NAND_MEM_PHYS_BASE, | |
676 | KIRKWOOD_NAND_MEM_SIZE); | |
677 | mvebu_mbus_add_window("sram", KIRKWOOD_SRAM_PHYS_BASE, | |
678 | KIRKWOOD_SRAM_SIZE); | |
679 | } | |
680 | ||
2b45e05f | 681 | void __init kirkwood_l2_init(void) |
13387603 | 682 | { |
1e9c06fb | 683 | #ifdef CONFIG_CACHE_FEROCEON_L2 |
4360bb41 RS |
684 | #ifdef CONFIG_CACHE_FEROCEON_L2_WRITETHROUGH |
685 | writel(readl(L2_CONFIG_REG) | L2_WRITETHROUGH, L2_CONFIG_REG); | |
686 | feroceon_l2_init(1); | |
687 | #else | |
688 | writel(readl(L2_CONFIG_REG) & ~L2_WRITETHROUGH, L2_CONFIG_REG); | |
689 | feroceon_l2_init(0); | |
690 | #endif | |
1e9c06fb | 691 | #endif |
13387603 SB |
692 | } |
693 | ||
651c74c7 SB |
694 | void __init kirkwood_init(void) |
695 | { | |
98adf932 | 696 | pr_info("Kirkwood: %s, TCLK=%d.\n", kirkwood_id(), kirkwood_tclk); |
651c74c7 | 697 | |
2bf30108 LB |
698 | /* |
699 | * Disable propagation of mbus errors to the CPU local bus, | |
700 | * as this causes mbus errors (which can occur for example | |
701 | * for PCI aborts) to throw CPU aborts, which we're not set | |
702 | * up to deal with. | |
703 | */ | |
704 | writel(readl(CPU_CONFIG) & ~CPU_CONFIG_ERROR_PROP, CPU_CONFIG); | |
705 | ||
5cc0673a | 706 | kirkwood_setup_wins(); |
651c74c7 | 707 | |
4360bb41 | 708 | kirkwood_l2_init(); |
5b99d534 | 709 | |
2f129bf4 AL |
710 | /* Setup root of clk tree */ |
711 | kirkwood_clk_init(); | |
712 | ||
5b99d534 NP |
713 | /* internal devices that every board has */ |
714 | kirkwood_rtc_init(); | |
054bd3f0 | 715 | kirkwood_wdt_init(); |
5b99d534 NP |
716 | kirkwood_xor0_init(); |
717 | kirkwood_xor1_init(); | |
ae5c8c83 | 718 | kirkwood_crypto_init(); |
9c15364f | 719 | |
9cfc94eb | 720 | kirkwood_cpuidle_init(); |
98adf932 | 721 | #ifdef CONFIG_KEXEC |
9c15364f EC |
722 | kexec_reinit = kirkwood_enable_pcie; |
723 | #endif | |
651c74c7 | 724 | } |
e8b2b7ba | 725 | |
cb15dff4 RK |
726 | void kirkwood_restart(char mode, const char *cmd) |
727 | { | |
728 | /* | |
729 | * Enable soft reset to assert RSTOUTn. | |
730 | */ | |
731 | writel(SOFT_RESET_OUT_EN, RSTOUTn_MASK); | |
732 | ||
733 | /* | |
734 | * Assert soft reset. | |
735 | */ | |
736 | writel(SOFT_RESET, SYSTEM_SOFT_RESET); | |
737 | ||
738 | while (1) | |
739 | ; | |
740 | } |