projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
can: ems_usb: Fix memory leak on ems_usb_disconnect()
2018-08-03 Xiang Chenscsi: hisi_sas: config ATA de-reset as an constrained...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-25 Xiang Chenscsi: hisi_sas: add phy_set_linkrate_v3_hw()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-25 Xiang Chenscsi: hisi_sas: update some v3 register init settings
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-25 Xiang Chenscsi: hisi_sas: add reset handler for v3 hw
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: kill tasklet when destroying irq in...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: fix v3 hw channel interrupt processing
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: Modify v3 hw STP_LINK_TIMER setting
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: add status and command buffer for internal...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: service interrupt ITCT_CLR interrupt...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: add irq and tasklet cleanup in v2 hw
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: remove repeated device config in v2 hw
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: fix v2 hw underflow residual value
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-08-11 Xiang Chenscsi: hisi_sas: avoid potential v2 hw interrupt issue
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: modify internal abort dev flow for...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code to fill some more hw function...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add get_wideport_bitmap_v3_hw()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code to send internal abort...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code for itct setup and free
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code to send ATA frame
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code to send SMP frame
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 code to send SSP frame
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 cq interrupt handler
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add phy up/down/bcast and channel ISR
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 hw PHY init
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: add v3 hw init
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: relocate get_ncq_tag_v2_hw()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: relocate sata_done_v2_hw()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: relocate get_ata_protocol()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: optimise the usage of hisi_hba.lock
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-06-20 Xiang Chenscsi: hisi_sas: fix timeout check in hisi_sas_internal_task_...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-04-12 Xiang Chenscsi: hisi_sas: controller reset for multi-bits ECC...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: use dev_is_sata to identify SATA or...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: release SMP slot in lldd_abort_task
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: process error codes according to their...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: free slots after hardreset
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: modify error handling for v2 hw
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: add softreset function for SATA disk
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-03-23 Xiang Chenscsi: hisi_sas: add controller reset
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-01-21 Xiang Chenscsi: hisi_sas: decrease running_req in hisi_sas_slot_task_f...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-01-21 Xiang Chenscsi: hisi_sas: fix probe ordering problem
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-01-21 Xiang Chenscsi: hisi_sas: modify hard reset for directed-attached...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-01-21 Xiang Chenscsi: hisi_sas: modify some values of ITCT table
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2017-01-21 Xiang Chenscsi: hisi_sas: workaround v2 hw SATA IO timeout issue
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: add PHY set linkrate support for v1...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: check SATA FIS when directly attaching...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: modify some values in get_ata_protocol()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: delete repeated configuration in free_device...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: modify return value of hisi_sas_query_task()
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: replace WARN_ON() with dev_warn() for...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: fix port form bug in hisi_sas_port_notify_fo...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: only process broadcast change in phy_bcast_v...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: alloc queue id of slot according to...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree
2016-11-25 Xiang Chenscsi: hisi_sas: add v2 hw support for ECC and AXI bus...
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
 commit | commitdiff | tree