projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 08acae3) | patch
clk: tegra: Define PLLD_DSI and remove dsia(b)_mux
authorMark Zhang <markz@nvidia.com>
Tue, 9 Dec 2014 06:59:59 +0000 (14:59 +0800)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Mon, 2 Feb 2015 14:22:34 +0000 (16:22 +0200)
commitb270491eb9a033a1ab6c66e778c9dd3e3a4f7639
tree4b0c4d9b987aa11332a5a2f774c0beb7c78f0a6etree | snapshot (tar.gz zip)
parent08acae34e8dadaa8c3a0a432760555bba1db8bfbcommit | diff
clk: tegra: Define PLLD_DSI and remove dsia(b)_mux

PLLD is the only parent for DSIA & DSIB on Tegra124 and
Tegra132. Besides, BIT 30 in PLLD_MISC register controls
the output of DSI clock.

So this patch removes "dsia_mux" & "dsib_mux", and create
a new clock "plld_dsi" to represent the DSI clock enable
control.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Mark Zhang <markz@nvidia.com>
drivers/clk/tegra/clk-id.h diff | blob | blame | history
drivers/clk/tegra/clk-tegra-periph.c diff | blob | blame | history
drivers/clk/tegra/clk-tegra114.c diff | blob | blame | history
drivers/clk/tegra/clk-tegra124.c diff | blob | blame | history
include/dt-bindings/clock/tegra124-car-common.h diff | blob | blame | history