projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f7a8491) | patch
[MIPS] MIPS32/MIPS64 secondary cache management
authorChris Dearman <chris@mips.com>
Tue, 20 Jun 2006 16:15:20 +0000 (17:15 +0100)
committerRalf Baechle <ralf@linux-mips.org>
Thu, 29 Jun 2006 20:10:52 +0000 (21:10 +0100)
commit9318c51acd9689505850152cc98277a6d6f2d752
tree7a8d49a377bed11ba2a45643c08af47f1222c51btree | snapshot (tar.gz zip)
parentf7a849153be3b66326b52dce0d07896b56cb4cd7commit | diff
[MIPS] MIPS32/MIPS64 secondary cache management

Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/Kconfig diff | blob | blame | history
arch/mips/kernel/cpu-probe.c diff | blob | blame | history
arch/mips/mm/Makefile diff | blob | blame | history
arch/mips/mm/c-r4k.c diff | blob | blame | history
arch/mips/mm/sc-mips.c [new file with mode: 0644] blob