pinctrl: sunxi: fix V3s pinctrl driver IRQ bank base
authorIcenowy Zheng <icenowy@aosc.io>
Tue, 1 Aug 2017 14:54:16 +0000 (22:54 +0800)
committerLinus Walleij <linus.walleij@linaro.org>
Mon, 14 Aug 2017 13:01:03 +0000 (15:01 +0200)
The V3s pin controller doesn't have the bank 0 (starts at address
0x200), which is like A33. However, this is not worked around when
developing the driver, which makes IRQ not working.

Fix the IRQ bank base.

Fixes: 56d9e4a76039 ("pinctrl: sunxi: add driver for V3s SoC")
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Reviewed-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
drivers/pinctrl/sunxi/pinctrl-sun8i-v3s.c

index c86d3c42a9055837c24d477de2f646dbcf410914..496ba34e1f5f3428ab4f05b1a1d35f9aaa4edd7c 100644 (file)
@@ -297,6 +297,7 @@ static const struct sunxi_pinctrl_desc sun8i_v3s_pinctrl_data = {
        .pins = sun8i_v3s_pins,
        .npins = ARRAY_SIZE(sun8i_v3s_pins),
        .irq_banks = 2,
+       .irq_bank_base = 1,
        .irq_read_needs_mux = true
 };