No need to read the PCI register for the PF's base queue on every single Tx
queue enable and disable as we already have the value stored from reading
the capability features at startup.
Change-ID: Ic02fb622757742f43cb8269369c3d972d4f66555
Signed-off-by: Shannon Nelson <shannon.nelson@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
**/
void i40e_pre_tx_queue_cfg(struct i40e_hw *hw, u32 queue, bool enable)
{
- u32 reg_val = rd32(hw, I40E_PFLAN_QALLOC);
- u32 first_queue = (reg_val & I40E_PFLAN_QALLOC_FIRSTQ_MASK);
- u32 abs_queue_idx = first_queue + queue;
+ u32 abs_queue_idx = hw->func_caps.base_queue + queue;
u32 reg_block = 0;
+ u32 reg_val;
if (abs_queue_idx >= 128)
reg_block = abs_queue_idx / 128;