projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: a4263fe)
drm/tegra: sor - Do not program interlaced mode registers
authorThierry Reding <treding@nvidia.com>
Thu, 5 Jun 2014 14:17:25 +0000 (16:17 +0200)
committerThierry Reding <treding@nvidia.com>
Mon, 9 Jun 2014 10:02:49 +0000 (12:02 +0200)
Interlaced mode is currently not supported on the SOR, so don't program
any associated registers.

Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/gpu/drm/tegra/sor.c patch | blob | blame | history

diff --git a/drivers/gpu/drm/tegra/sor.c b/drivers/gpu/drm/tegra/sor.c
index 4e354ee4b20379c9d093fcbbdf1b1397e7586de0..c06af3db302676081e3b9445c787790dca787225 100644 (file)
--- a/drivers/gpu/drm/tegra/sor.c
+++ b/drivers/gpu/drm/tegra/sor.c
@@ -849,9 +849,6 @@ static int tegra_output_sor_enable(struct tegra_output *output)
        value = ((vbs & 0x7fff) << 16) | (hbs & 0x7fff);
        tegra_sor_writel(sor, value, SOR_HEAD_STATE_4(0));
 
-       /* XXX interlaced mode */
-       tegra_sor_writel(sor, 0x00000001, SOR_HEAD_STATE_5(0));
-
        /* CSTM (LVDS, link A/B, upper) */
        value = SOR_CSTM_LVDS | SOR_CSTM_LINK_ACT_A | SOR_CSTM_LINK_ACT_B |
                SOR_CSTM_UPPER;