projects
/
GitHub
/
moto-9609
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
48b22cf
)
sh: SH-5 also uses the ASID cache.
author
Paul Mundt
<lethal@linux-sh.org>
Sat, 10 Nov 2007 10:54:16 +0000
(19:54 +0900)
committer
Paul Mundt
<lethal@linux-sh.org>
Mon, 28 Jan 2008 04:18:42 +0000
(13:18 +0900)
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
include/asm-sh/processor_64.h
patch
|
blob
|
blame
|
history
diff --git
a/include/asm-sh/processor_64.h
b/include/asm-sh/processor_64.h
index 5430e437b91526fdc84cdeb9a04f4cb45259fb55..6ad23387d7ba076a59e3f9baed2f731afb4314f5 100644
(file)
--- a/
include/asm-sh/processor_64.h
+++ b/
include/asm-sh/processor_64.h
@@
-54,18
+54,14
@@
struct tlb_info {
struct sh_cpuinfo {
enum cpu_type type;
unsigned long loops_per_jiffy;
+ unsigned long asid_cache;
- char hard_math;
-
- unsigned long *pgd_quick;
- unsigned long *pmd_quick;
- unsigned long *pte_quick;
- unsigned long pgtable_cache_sz;
unsigned int cpu_clock, master_clock, bus_clock, module_clock;
/* Cache info */
struct cache_info icache;
struct cache_info dcache;
+ struct cache_info scache;
/* TLB info */
struct tlb_info itlb;