dt-bindings: arm: add DT binding for Marvell AP806 system controller
authorThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Sun, 27 Mar 2016 09:26:14 +0000 (11:26 +0200)
committerStephen Boyd <sboyd@codeaurora.org>
Sat, 2 Apr 2016 01:25:55 +0000 (18:25 -0700)
This commit adds the Device Tree binding documentation for the system
controller found in Marvell AP806 HW block, which is one of the core
HW blocks of the 64-bits Marvell Armada 7K/8K family.

Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Documentation/devicetree/bindings/arm/marvell/ap806-system-controller.txt [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/arm/marvell/ap806-system-controller.txt b/Documentation/devicetree/bindings/arm/marvell/ap806-system-controller.txt
new file mode 100644 (file)
index 0000000..8968371
--- /dev/null
@@ -0,0 +1,35 @@
+Marvell Armada AP806 System Controller
+======================================
+
+The AP806 is one of the two core HW blocks of the Marvell Armada 7K/8K
+SoCs. It contains a system controller, which provides a number
+registers giving access to numerous features: clocks, pin-muxing and
+many other SoC configuration items. This DT binding allows to describe
+this system controller.
+
+The Device Tree node representing the AP806 system controller provides
+a number of clocks:
+
+ - 0: clock of CPU cluster 0
+ - 1: clock of CPU cluster 1
+ - 2: fixed PLL at 1200 Mhz
+ - 3: MSS clock, derived from the fixed PLL
+
+Required properties:
+
+ - compatible: must be:
+     "marvell,ap806-system-controller", "syscon"
+ - reg: register area of the AP806 system controller
+ - #clock-cells: must be set to 1
+ - clock-output-names: must be defined to:
+    "ap-cpu-cluster-0", "ap-cpu-cluster-1", "ap-fixed", "ap-mss"
+
+Example:
+
+       syscon: system-controller@6f4000 {
+               compatible = "marvell,ap806-system-controller", "syscon";
+               #clock-cells = <1>;
+               clock-output-names = "ap-cpu-cluster-0", "ap-cpu-cluster-1",
+                                    "ap-fixed", "ap-mss";
+               reg = <0x6f4000 0x1000>;
+       };