projects
/
GitHub
/
MotorolaMobilityLLC
/
kernel-slsi.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
44eeab6
)
MIPS: MIPSsim: Fix build error if MSC01E_INT_BASE is undefined.
author
Ralf Baechle
<ralf@linux-mips.org>
Mon, 22 Jun 2009 14:48:27 +0000
(15:48 +0100)
committer
Ralf Baechle
<ralf@linux-mips.org>
Wed, 24 Jun 2009 17:34:39 +0000
(18:34 +0100)
This fixes kernel.org bugzilla 13595, see
http://bugzilla.kernel.org/show_bug.cgi?id=13595
Reported-by: dvice_null@yahoo.com
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/mipssim/sim_time.c
patch
|
blob
|
blame
|
history
diff --git
a/arch/mips/mipssim/sim_time.c
b/arch/mips/mipssim/sim_time.c
index 881ecbc1fa238d62790bcf9dcd946137cad7639f..0cea932f12411f069b0bde34d6a76535178650c0 100644
(file)
--- a/
arch/mips/mipssim/sim_time.c
+++ b/
arch/mips/mipssim/sim_time.c
@@
-91,6
+91,7
@@
unsigned __cpuinit get_c0_compare_int(void)
mips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;
} else {
#endif
+ {
if (cpu_has_vint)
set_vi_handler(cp0_compare_irq, mips_timer_dispatch);
mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;