projects
/
GitHub
/
LineageOS
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e918d79
)
drm/i915/cnl: Add Cannonlake PCI IDs for Y-skus.
author
Rodrigo Vivi
<rodrigo.vivi@intel.com>
Tue, 6 Jun 2017 20:30:33 +0000
(13:30 -0700)
committer
Rodrigo Vivi
<rodrigo.vivi@intel.com>
Wed, 7 Jun 2017 14:28:40 +0000
(07:28 -0700)
By the Spec all CNL Y skus are 2+2, i.e. GT2.
v2: Really include the PCI IDs to the picidlist[];
Reviewed-by: Anusha Srivatsa <anusha.srivatsa@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link:
http://patchwork.freedesktop.org/patch/msgid/1496781040-20888-4-git-send-email-rodrigo.vivi@intel.com
include/drm/i915_pciids.h
patch
|
blob
|
blame
|
history
diff --git
a/include/drm/i915_pciids.h
b/include/drm/i915_pciids.h
index 7f1bb3b0ce5bf2dc611829cf2bbc19e4835f5c4d..7d2696a6588ede81212b4d5dfc3eb907642a9e39 100644
(file)
--- a/
include/drm/i915_pciids.h
+++ b/
include/drm/i915_pciids.h
@@
-341,7
+341,17
@@
INTEL_VGA_DEVICE(0x5A42, info), \
INTEL_VGA_DEVICE(0x5A4A, info)
+/* CNL Y 2+2 */
+#define INTEL_CNL_Y_GT2_IDS(info) \
+ INTEL_VGA_DEVICE(0x5A51, info), \
+ INTEL_VGA_DEVICE(0x5A59, info), \
+ INTEL_VGA_DEVICE(0x5A41, info), \
+ INTEL_VGA_DEVICE(0x5A49, info), \
+ INTEL_VGA_DEVICE(0x5A71, info), \
+ INTEL_VGA_DEVICE(0x5A79, info)
+
#define INTEL_CNL_IDS(info) \
- INTEL_CNL_U_GT2_IDS(info)
+ INTEL_CNL_U_GT2_IDS(info), \
+ INTEL_CNL_Y_GT2_IDS(info)
#endif /* _I915_PCIIDS_H */