Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/linville/wirel...
authorJohn W. Linville <linville@tuxdriver.com>
Fri, 4 Mar 2011 19:10:40 +0000 (14:10 -0500)
committerJohn W. Linville <linville@tuxdriver.com>
Fri, 4 Mar 2011 19:10:40 +0000 (14:10 -0500)
1  2 
drivers/net/wireless/iwlegacy/iwl-3945.c
drivers/net/wireless/iwlwifi/iwl-agn.c
drivers/net/wireless/rtlwifi/wifi.h
drivers/staging/brcm80211/sys/wl_mac80211.c
drivers/staging/brcm80211/sys/wlc_mac80211.c
net/mac80211/Kconfig

index 0000000000000000000000000000000000000000,8359594839e252d119a9284d966df9004b847d89..d096dc28204d70a60df4391163e6cd0500fc6326
mode 000000,100644..100644
--- /dev/null
@@@ -1,0 -1,2744 +1,2742 @@@
 -      u8 rev_id = 0;
+ /******************************************************************************
+  *
+  * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
+  *
+  * This program is free software; you can redistribute it and/or modify it
+  * under the terms of version 2 of the GNU General Public License as
+  * published by the Free Software Foundation.
+  *
+  * This program is distributed in the hope that it will be useful, but WITHOUT
+  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+  * more details.
+  *
+  * You should have received a copy of the GNU General Public License along with
+  * this program; if not, write to the Free Software Foundation, Inc.,
+  * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
+  *
+  * The full GNU General Public License is included in this distribution in the
+  * file called LICENSE.
+  *
+  * Contact Information:
+  *  Intel Linux Wireless <ilw@linux.intel.com>
+  * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
+  *
+  *****************************************************************************/
+ #include <linux/kernel.h>
+ #include <linux/module.h>
+ #include <linux/init.h>
+ #include <linux/slab.h>
+ #include <linux/pci.h>
+ #include <linux/dma-mapping.h>
+ #include <linux/delay.h>
+ #include <linux/sched.h>
+ #include <linux/skbuff.h>
+ #include <linux/netdevice.h>
+ #include <linux/wireless.h>
+ #include <linux/firmware.h>
+ #include <linux/etherdevice.h>
+ #include <asm/unaligned.h>
+ #include <net/mac80211.h>
+ #include "iwl-fh.h"
+ #include "iwl-3945-fh.h"
+ #include "iwl-commands.h"
+ #include "iwl-sta.h"
+ #include "iwl-3945.h"
+ #include "iwl-eeprom.h"
+ #include "iwl-core.h"
+ #include "iwl-helpers.h"
+ #include "iwl-led.h"
+ #include "iwl-3945-led.h"
+ #include "iwl-3945-debugfs.h"
+ #define IWL_DECLARE_RATE_INFO(r, ip, in, rp, rn, pp, np)    \
+       [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP,   \
+                                   IWL_RATE_##r##M_IEEE,   \
+                                   IWL_RATE_##ip##M_INDEX, \
+                                   IWL_RATE_##in##M_INDEX, \
+                                   IWL_RATE_##rp##M_INDEX, \
+                                   IWL_RATE_##rn##M_INDEX, \
+                                   IWL_RATE_##pp##M_INDEX, \
+                                   IWL_RATE_##np##M_INDEX, \
+                                   IWL_RATE_##r##M_INDEX_TABLE, \
+                                   IWL_RATE_##ip##M_INDEX_TABLE }
+ /*
+  * Parameter order:
+  *   rate, prev rate, next rate, prev tgg rate, next tgg rate
+  *
+  * If there isn't a valid next or previous rate then INV is used which
+  * maps to IWL_RATE_INVALID
+  *
+  */
+ const struct iwl3945_rate_info iwl3945_rates[IWL_RATE_COUNT_3945] = {
+       IWL_DECLARE_RATE_INFO(1, INV, 2, INV, 2, INV, 2),    /*  1mbps */
+       IWL_DECLARE_RATE_INFO(2, 1, 5, 1, 5, 1, 5),          /*  2mbps */
+       IWL_DECLARE_RATE_INFO(5, 2, 6, 2, 11, 2, 11),        /*5.5mbps */
+       IWL_DECLARE_RATE_INFO(11, 9, 12, 5, 12, 5, 18),      /* 11mbps */
+       IWL_DECLARE_RATE_INFO(6, 5, 9, 5, 11, 5, 11),        /*  6mbps */
+       IWL_DECLARE_RATE_INFO(9, 6, 11, 5, 11, 5, 11),       /*  9mbps */
+       IWL_DECLARE_RATE_INFO(12, 11, 18, 11, 18, 11, 18),   /* 12mbps */
+       IWL_DECLARE_RATE_INFO(18, 12, 24, 12, 24, 11, 24),   /* 18mbps */
+       IWL_DECLARE_RATE_INFO(24, 18, 36, 18, 36, 18, 36),   /* 24mbps */
+       IWL_DECLARE_RATE_INFO(36, 24, 48, 24, 48, 24, 48),   /* 36mbps */
+       IWL_DECLARE_RATE_INFO(48, 36, 54, 36, 54, 36, 54),   /* 48mbps */
+       IWL_DECLARE_RATE_INFO(54, 48, INV, 48, INV, 48, INV),/* 54mbps */
+ };
+ static inline u8 iwl3945_get_prev_ieee_rate(u8 rate_index)
+ {
+       u8 rate = iwl3945_rates[rate_index].prev_ieee;
+       if (rate == IWL_RATE_INVALID)
+               rate = rate_index;
+       return rate;
+ }
+ /* 1 = enable the iwl3945_disable_events() function */
+ #define IWL_EVT_DISABLE (0)
+ #define IWL_EVT_DISABLE_SIZE (1532/32)
+ /**
+  * iwl3945_disable_events - Disable selected events in uCode event log
+  *
+  * Disable an event by writing "1"s into "disable"
+  *   bitmap in SRAM.  Bit position corresponds to Event # (id/type).
+  *   Default values of 0 enable uCode events to be logged.
+  * Use for only special debugging.  This function is just a placeholder as-is,
+  *   you'll need to provide the special bits! ...
+  *   ... and set IWL_EVT_DISABLE to 1. */
+ void iwl3945_disable_events(struct iwl_priv *priv)
+ {
+       int i;
+       u32 base;               /* SRAM address of event log header */
+       u32 disable_ptr;        /* SRAM address of event-disable bitmap array */
+       u32 array_size;         /* # of u32 entries in array */
+       static const u32 evt_disable[IWL_EVT_DISABLE_SIZE] = {
+               0x00000000,     /*   31 -    0  Event id numbers */
+               0x00000000,     /*   63 -   32 */
+               0x00000000,     /*   95 -   64 */
+               0x00000000,     /*  127 -   96 */
+               0x00000000,     /*  159 -  128 */
+               0x00000000,     /*  191 -  160 */
+               0x00000000,     /*  223 -  192 */
+               0x00000000,     /*  255 -  224 */
+               0x00000000,     /*  287 -  256 */
+               0x00000000,     /*  319 -  288 */
+               0x00000000,     /*  351 -  320 */
+               0x00000000,     /*  383 -  352 */
+               0x00000000,     /*  415 -  384 */
+               0x00000000,     /*  447 -  416 */
+               0x00000000,     /*  479 -  448 */
+               0x00000000,     /*  511 -  480 */
+               0x00000000,     /*  543 -  512 */
+               0x00000000,     /*  575 -  544 */
+               0x00000000,     /*  607 -  576 */
+               0x00000000,     /*  639 -  608 */
+               0x00000000,     /*  671 -  640 */
+               0x00000000,     /*  703 -  672 */
+               0x00000000,     /*  735 -  704 */
+               0x00000000,     /*  767 -  736 */
+               0x00000000,     /*  799 -  768 */
+               0x00000000,     /*  831 -  800 */
+               0x00000000,     /*  863 -  832 */
+               0x00000000,     /*  895 -  864 */
+               0x00000000,     /*  927 -  896 */
+               0x00000000,     /*  959 -  928 */
+               0x00000000,     /*  991 -  960 */
+               0x00000000,     /* 1023 -  992 */
+               0x00000000,     /* 1055 - 1024 */
+               0x00000000,     /* 1087 - 1056 */
+               0x00000000,     /* 1119 - 1088 */
+               0x00000000,     /* 1151 - 1120 */
+               0x00000000,     /* 1183 - 1152 */
+               0x00000000,     /* 1215 - 1184 */
+               0x00000000,     /* 1247 - 1216 */
+               0x00000000,     /* 1279 - 1248 */
+               0x00000000,     /* 1311 - 1280 */
+               0x00000000,     /* 1343 - 1312 */
+               0x00000000,     /* 1375 - 1344 */
+               0x00000000,     /* 1407 - 1376 */
+               0x00000000,     /* 1439 - 1408 */
+               0x00000000,     /* 1471 - 1440 */
+               0x00000000,     /* 1503 - 1472 */
+       };
+       base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
+       if (!iwl3945_hw_valid_rtc_data_addr(base)) {
+               IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
+               return;
+       }
+       disable_ptr = iwl_legacy_read_targ_mem(priv, base + (4 * sizeof(u32)));
+       array_size = iwl_legacy_read_targ_mem(priv, base + (5 * sizeof(u32)));
+       if (IWL_EVT_DISABLE && (array_size == IWL_EVT_DISABLE_SIZE)) {
+               IWL_DEBUG_INFO(priv, "Disabling selected uCode log events at 0x%x\n",
+                              disable_ptr);
+               for (i = 0; i < IWL_EVT_DISABLE_SIZE; i++)
+                       iwl_legacy_write_targ_mem(priv,
+                                          disable_ptr + (i * sizeof(u32)),
+                                          evt_disable[i]);
+       } else {
+               IWL_DEBUG_INFO(priv, "Selected uCode log events may be disabled\n");
+               IWL_DEBUG_INFO(priv, "  by writing \"1\"s into disable bitmap\n");
+               IWL_DEBUG_INFO(priv, "  in SRAM at 0x%x, size %d u32s\n",
+                              disable_ptr, array_size);
+       }
+ }
+ static int iwl3945_hwrate_to_plcp_idx(u8 plcp)
+ {
+       int idx;
+       for (idx = 0; idx < IWL_RATE_COUNT_3945; idx++)
+               if (iwl3945_rates[idx].plcp == plcp)
+                       return idx;
+       return -1;
+ }
+ #ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
+ #define TX_STATUS_ENTRY(x) case TX_3945_STATUS_FAIL_ ## x: return #x
+ static const char *iwl3945_get_tx_fail_reason(u32 status)
+ {
+       switch (status & TX_STATUS_MSK) {
+       case TX_3945_STATUS_SUCCESS:
+               return "SUCCESS";
+               TX_STATUS_ENTRY(SHORT_LIMIT);
+               TX_STATUS_ENTRY(LONG_LIMIT);
+               TX_STATUS_ENTRY(FIFO_UNDERRUN);
+               TX_STATUS_ENTRY(MGMNT_ABORT);
+               TX_STATUS_ENTRY(NEXT_FRAG);
+               TX_STATUS_ENTRY(LIFE_EXPIRE);
+               TX_STATUS_ENTRY(DEST_PS);
+               TX_STATUS_ENTRY(ABORTED);
+               TX_STATUS_ENTRY(BT_RETRY);
+               TX_STATUS_ENTRY(STA_INVALID);
+               TX_STATUS_ENTRY(FRAG_DROPPED);
+               TX_STATUS_ENTRY(TID_DISABLE);
+               TX_STATUS_ENTRY(FRAME_FLUSHED);
+               TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
+               TX_STATUS_ENTRY(TX_LOCKED);
+               TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
+       }
+       return "UNKNOWN";
+ }
+ #else
+ static inline const char *iwl3945_get_tx_fail_reason(u32 status)
+ {
+       return "";
+ }
+ #endif
+ /*
+  * get ieee prev rate from rate scale table.
+  * for A and B mode we need to overright prev
+  * value
+  */
+ int iwl3945_rs_next_rate(struct iwl_priv *priv, int rate)
+ {
+       int next_rate = iwl3945_get_prev_ieee_rate(rate);
+       switch (priv->band) {
+       case IEEE80211_BAND_5GHZ:
+               if (rate == IWL_RATE_12M_INDEX)
+                       next_rate = IWL_RATE_9M_INDEX;
+               else if (rate == IWL_RATE_6M_INDEX)
+                       next_rate = IWL_RATE_6M_INDEX;
+               break;
+       case IEEE80211_BAND_2GHZ:
+               if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
+                   iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
+                       if (rate == IWL_RATE_11M_INDEX)
+                               next_rate = IWL_RATE_5M_INDEX;
+               }
+               break;
+       default:
+               break;
+       }
+       return next_rate;
+ }
+ /**
+  * iwl3945_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
+  *
+  * When FW advances 'R' index, all entries between old and new 'R' index
+  * need to be reclaimed. As result, some free space forms. If there is
+  * enough free space (> low mark), wake the stack that feeds us.
+  */
+ static void iwl3945_tx_queue_reclaim(struct iwl_priv *priv,
+                                    int txq_id, int index)
+ {
+       struct iwl_tx_queue *txq = &priv->txq[txq_id];
+       struct iwl_queue *q = &txq->q;
+       struct iwl_tx_info *tx_info;
+       BUG_ON(txq_id == IWL39_CMD_QUEUE_NUM);
+       for (index = iwl_legacy_queue_inc_wrap(index, q->n_bd);
+               q->read_ptr != index;
+               q->read_ptr = iwl_legacy_queue_inc_wrap(q->read_ptr, q->n_bd)) {
+               tx_info = &txq->txb[txq->q.read_ptr];
+               ieee80211_tx_status_irqsafe(priv->hw, tx_info->skb);
+               tx_info->skb = NULL;
+               priv->cfg->ops->lib->txq_free_tfd(priv, txq);
+       }
+       if (iwl_legacy_queue_space(q) > q->low_mark && (txq_id >= 0) &&
+                       (txq_id != IWL39_CMD_QUEUE_NUM) &&
+                       priv->mac80211_registered)
+               iwl_legacy_wake_queue(priv, txq);
+ }
+ /**
+  * iwl3945_rx_reply_tx - Handle Tx response
+  */
+ static void iwl3945_rx_reply_tx(struct iwl_priv *priv,
+                               struct iwl_rx_mem_buffer *rxb)
+ {
+       struct iwl_rx_packet *pkt = rxb_addr(rxb);
+       u16 sequence = le16_to_cpu(pkt->hdr.sequence);
+       int txq_id = SEQ_TO_QUEUE(sequence);
+       int index = SEQ_TO_INDEX(sequence);
+       struct iwl_tx_queue *txq = &priv->txq[txq_id];
+       struct ieee80211_tx_info *info;
+       struct iwl3945_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
+       u32  status = le32_to_cpu(tx_resp->status);
+       int rate_idx;
+       int fail;
+       if ((index >= txq->q.n_bd) || (iwl_legacy_queue_used(&txq->q, index) == 0)) {
+               IWL_ERR(priv, "Read index for DMA queue txq_id (%d) index %d "
+                         "is out of range [0-%d] %d %d\n", txq_id,
+                         index, txq->q.n_bd, txq->q.write_ptr,
+                         txq->q.read_ptr);
+               return;
+       }
+       txq->time_stamp = jiffies;
+       info = IEEE80211_SKB_CB(txq->txb[txq->q.read_ptr].skb);
+       ieee80211_tx_info_clear_status(info);
+       /* Fill the MRR chain with some info about on-chip retransmissions */
+       rate_idx = iwl3945_hwrate_to_plcp_idx(tx_resp->rate);
+       if (info->band == IEEE80211_BAND_5GHZ)
+               rate_idx -= IWL_FIRST_OFDM_RATE;
+       fail = tx_resp->failure_frame;
+       info->status.rates[0].idx = rate_idx;
+       info->status.rates[0].count = fail + 1; /* add final attempt */
+       /* tx_status->rts_retry_count = tx_resp->failure_rts; */
+       info->flags |= ((status & TX_STATUS_MSK) == TX_STATUS_SUCCESS) ?
+                               IEEE80211_TX_STAT_ACK : 0;
+       IWL_DEBUG_TX(priv, "Tx queue %d Status %s (0x%08x) plcp rate %d retries %d\n",
+                       txq_id, iwl3945_get_tx_fail_reason(status), status,
+                       tx_resp->rate, tx_resp->failure_frame);
+       IWL_DEBUG_TX_REPLY(priv, "Tx queue reclaim %d\n", index);
+       iwl3945_tx_queue_reclaim(priv, txq_id, index);
+       if (status & TX_ABORT_REQUIRED_MSK)
+               IWL_ERR(priv, "TODO:  Implement Tx ABORT REQUIRED!!!\n");
+ }
+ /*****************************************************************************
+  *
+  * Intel PRO/Wireless 3945ABG/BG Network Connection
+  *
+  *  RX handler implementations
+  *
+  *****************************************************************************/
+ #ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
+ static void iwl3945_accumulative_statistics(struct iwl_priv *priv,
+                                           __le32 *stats)
+ {
+       int i;
+       __le32 *prev_stats;
+       u32 *accum_stats;
+       u32 *delta, *max_delta;
+       prev_stats = (__le32 *)&priv->_3945.statistics;
+       accum_stats = (u32 *)&priv->_3945.accum_statistics;
+       delta = (u32 *)&priv->_3945.delta_statistics;
+       max_delta = (u32 *)&priv->_3945.max_delta;
+       for (i = sizeof(__le32); i < sizeof(struct iwl3945_notif_statistics);
+            i += sizeof(__le32), stats++, prev_stats++, delta++,
+            max_delta++, accum_stats++) {
+               if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
+                       *delta = (le32_to_cpu(*stats) -
+                               le32_to_cpu(*prev_stats));
+                       *accum_stats += *delta;
+                       if (*delta > *max_delta)
+                               *max_delta = *delta;
+               }
+       }
+       /* reset accumulative statistics for "no-counter" type statistics */
+       priv->_3945.accum_statistics.general.temperature =
+               priv->_3945.statistics.general.temperature;
+       priv->_3945.accum_statistics.general.ttl_timestamp =
+               priv->_3945.statistics.general.ttl_timestamp;
+ }
+ #endif
+ void iwl3945_hw_rx_statistics(struct iwl_priv *priv,
+               struct iwl_rx_mem_buffer *rxb)
+ {
+       struct iwl_rx_packet *pkt = rxb_addr(rxb);
+       IWL_DEBUG_RX(priv, "Statistics notification received (%d vs %d).\n",
+                    (int)sizeof(struct iwl3945_notif_statistics),
+                    le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
+ #ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
+       iwl3945_accumulative_statistics(priv, (__le32 *)&pkt->u.raw);
+ #endif
+       iwl_legacy_recover_from_statistics(priv, pkt);
+       memcpy(&priv->_3945.statistics, pkt->u.raw, sizeof(priv->_3945.statistics));
+ }
+ void iwl3945_reply_statistics(struct iwl_priv *priv,
+                             struct iwl_rx_mem_buffer *rxb)
+ {
+       struct iwl_rx_packet *pkt = rxb_addr(rxb);
+       __le32 *flag = (__le32 *)&pkt->u.raw;
+       if (le32_to_cpu(*flag) & UCODE_STATISTICS_CLEAR_MSK) {
+ #ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
+               memset(&priv->_3945.accum_statistics, 0,
+                       sizeof(struct iwl3945_notif_statistics));
+               memset(&priv->_3945.delta_statistics, 0,
+                       sizeof(struct iwl3945_notif_statistics));
+               memset(&priv->_3945.max_delta, 0,
+                       sizeof(struct iwl3945_notif_statistics));
+ #endif
+               IWL_DEBUG_RX(priv, "Statistics have been cleared\n");
+       }
+       iwl3945_hw_rx_statistics(priv, rxb);
+ }
+ /******************************************************************************
+  *
+  * Misc. internal state and helper functions
+  *
+  ******************************************************************************/
+ /* This is necessary only for a number of statistics, see the caller. */
+ static int iwl3945_is_network_packet(struct iwl_priv *priv,
+               struct ieee80211_hdr *header)
+ {
+       /* Filter incoming packets to determine if they are targeted toward
+        * this network, discarding packets coming from ourselves */
+       switch (priv->iw_mode) {
+       case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source    | BSSID */
+               /* packets to our IBSS update information */
+               return !compare_ether_addr(header->addr3, priv->bssid);
+       case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
+               /* packets to our IBSS update information */
+               return !compare_ether_addr(header->addr2, priv->bssid);
+       default:
+               return 1;
+       }
+ }
+ static void iwl3945_pass_packet_to_mac80211(struct iwl_priv *priv,
+                                  struct iwl_rx_mem_buffer *rxb,
+                                  struct ieee80211_rx_status *stats)
+ {
+       struct iwl_rx_packet *pkt = rxb_addr(rxb);
+       struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
+       struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
+       struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
+       u16 len = le16_to_cpu(rx_hdr->len);
+       struct sk_buff *skb;
+       __le16 fc = hdr->frame_control;
+       /* We received data from the HW, so stop the watchdog */
+       if (unlikely(len + IWL39_RX_FRAME_SIZE >
+                    PAGE_SIZE << priv->hw_params.rx_page_order)) {
+               IWL_DEBUG_DROP(priv, "Corruption detected!\n");
+               return;
+       }
+       /* We only process data packets if the interface is open */
+       if (unlikely(!priv->is_open)) {
+               IWL_DEBUG_DROP_LIMIT(priv,
+                       "Dropping packet while interface is not open.\n");
+               return;
+       }
+       skb = dev_alloc_skb(128);
+       if (!skb) {
+               IWL_ERR(priv, "dev_alloc_skb failed\n");
+               return;
+       }
+       if (!iwl3945_mod_params.sw_crypto)
+               iwl_legacy_set_decrypted_flag(priv,
+                                      (struct ieee80211_hdr *)rxb_addr(rxb),
+                                      le32_to_cpu(rx_end->status), stats);
+       skb_add_rx_frag(skb, 0, rxb->page,
+                       (void *)rx_hdr->payload - (void *)pkt, len);
+       iwl_legacy_update_stats(priv, false, fc, len);
+       memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
+       ieee80211_rx(priv->hw, skb);
+       priv->alloc_rxb_page--;
+       rxb->page = NULL;
+ }
+ #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
+ static void iwl3945_rx_reply_rx(struct iwl_priv *priv,
+                               struct iwl_rx_mem_buffer *rxb)
+ {
+       struct ieee80211_hdr *header;
+       struct ieee80211_rx_status rx_status;
+       struct iwl_rx_packet *pkt = rxb_addr(rxb);
+       struct iwl3945_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
+       struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
+       struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
+       u16 rx_stats_sig_avg __maybe_unused = le16_to_cpu(rx_stats->sig_avg);
+       u16 rx_stats_noise_diff __maybe_unused = le16_to_cpu(rx_stats->noise_diff);
+       u8 network_packet;
+       rx_status.flag = 0;
+       rx_status.mactime = le64_to_cpu(rx_end->timestamp);
+       rx_status.band = (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
+                               IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
+       rx_status.freq =
+               ieee80211_channel_to_frequency(le16_to_cpu(rx_hdr->channel),
+                                              rx_status.band);
+       rx_status.rate_idx = iwl3945_hwrate_to_plcp_idx(rx_hdr->rate);
+       if (rx_status.band == IEEE80211_BAND_5GHZ)
+               rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
+       rx_status.antenna = (le16_to_cpu(rx_hdr->phy_flags) &
+                                       RX_RES_PHY_FLAGS_ANTENNA_MSK) >> 4;
+       /* set the preamble flag if appropriate */
+       if (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
+               rx_status.flag |= RX_FLAG_SHORTPRE;
+       if ((unlikely(rx_stats->phy_count > 20))) {
+               IWL_DEBUG_DROP(priv, "dsp size out of range [0,20]: %d/n",
+                               rx_stats->phy_count);
+               return;
+       }
+       if (!(rx_end->status & RX_RES_STATUS_NO_CRC32_ERROR)
+           || !(rx_end->status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
+               IWL_DEBUG_RX(priv, "Bad CRC or FIFO: 0x%08X.\n", rx_end->status);
+               return;
+       }
+       /* Convert 3945's rssi indicator to dBm */
+       rx_status.signal = rx_stats->rssi - IWL39_RSSI_OFFSET;
+       IWL_DEBUG_STATS(priv, "Rssi %d sig_avg %d noise_diff %d\n",
+                       rx_status.signal, rx_stats_sig_avg,
+                       rx_stats_noise_diff);
+       header = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
+       network_packet = iwl3945_is_network_packet(priv, header);
+       IWL_DEBUG_STATS_LIMIT(priv, "[%c] %d RSSI:%d Signal:%u, Rate:%u\n",
+                             network_packet ? '*' : ' ',
+                             le16_to_cpu(rx_hdr->channel),
+                             rx_status.signal, rx_status.signal,
+                             rx_status.rate_idx);
+       iwl_legacy_dbg_log_rx_data_frame(priv, le16_to_cpu(rx_hdr->len),
+                                               header);
+       if (network_packet) {
+               priv->_3945.last_beacon_time =
+                       le32_to_cpu(rx_end->beacon_timestamp);
+               priv->_3945.last_tsf = le64_to_cpu(rx_end->timestamp);
+               priv->_3945.last_rx_rssi = rx_status.signal;
+       }
+       iwl3945_pass_packet_to_mac80211(priv, rxb, &rx_status);
+ }
+ int iwl3945_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
+                                    struct iwl_tx_queue *txq,
+                                    dma_addr_t addr, u16 len, u8 reset, u8 pad)
+ {
+       int count;
+       struct iwl_queue *q;
+       struct iwl3945_tfd *tfd, *tfd_tmp;
+       q = &txq->q;
+       tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
+       tfd = &tfd_tmp[q->write_ptr];
+       if (reset)
+               memset(tfd, 0, sizeof(*tfd));
+       count = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
+       if ((count >= NUM_TFD_CHUNKS) || (count < 0)) {
+               IWL_ERR(priv, "Error can not send more than %d chunks\n",
+                         NUM_TFD_CHUNKS);
+               return -EINVAL;
+       }
+       tfd->tbs[count].addr = cpu_to_le32(addr);
+       tfd->tbs[count].len = cpu_to_le32(len);
+       count++;
+       tfd->control_flags = cpu_to_le32(TFD_CTL_COUNT_SET(count) |
+                                        TFD_CTL_PAD_SET(pad));
+       return 0;
+ }
+ /**
+  * iwl3945_hw_txq_free_tfd - Free one TFD, those at index [txq->q.read_ptr]
+  *
+  * Does NOT advance any indexes
+  */
+ void iwl3945_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
+ {
+       struct iwl3945_tfd *tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
+       int index = txq->q.read_ptr;
+       struct iwl3945_tfd *tfd = &tfd_tmp[index];
+       struct pci_dev *dev = priv->pci_dev;
+       int i;
+       int counter;
+       /* sanity check */
+       counter = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
+       if (counter > NUM_TFD_CHUNKS) {
+               IWL_ERR(priv, "Too many chunks: %i\n", counter);
+               /* @todo issue fatal error, it is quite serious situation */
+               return;
+       }
+       /* Unmap tx_cmd */
+       if (counter)
+               pci_unmap_single(dev,
+                               dma_unmap_addr(&txq->meta[index], mapping),
+                               dma_unmap_len(&txq->meta[index], len),
+                               PCI_DMA_TODEVICE);
+       /* unmap chunks if any */
+       for (i = 1; i < counter; i++)
+               pci_unmap_single(dev, le32_to_cpu(tfd->tbs[i].addr),
+                        le32_to_cpu(tfd->tbs[i].len), PCI_DMA_TODEVICE);
+       /* free SKB */
+       if (txq->txb) {
+               struct sk_buff *skb;
+               skb = txq->txb[txq->q.read_ptr].skb;
+               /* can be called from irqs-disabled context */
+               if (skb) {
+                       dev_kfree_skb_any(skb);
+                       txq->txb[txq->q.read_ptr].skb = NULL;
+               }
+       }
+ }
+ /**
+  * iwl3945_hw_build_tx_cmd_rate - Add rate portion to TX_CMD:
+  *
+ */
+ void iwl3945_hw_build_tx_cmd_rate(struct iwl_priv *priv,
+                                 struct iwl_device_cmd *cmd,
+                                 struct ieee80211_tx_info *info,
+                                 struct ieee80211_hdr *hdr,
+                                 int sta_id, int tx_id)
+ {
+       u16 hw_value = ieee80211_get_tx_rate(priv->hw, info)->hw_value;
+       u16 rate_index = min(hw_value & 0xffff, IWL_RATE_COUNT_3945);
+       u16 rate_mask;
+       int rate;
+       u8 rts_retry_limit;
+       u8 data_retry_limit;
+       __le32 tx_flags;
+       __le16 fc = hdr->frame_control;
+       struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
+       rate = iwl3945_rates[rate_index].plcp;
+       tx_flags = tx_cmd->tx_flags;
+       /* We need to figure out how to get the sta->supp_rates while
+        * in this running context */
+       rate_mask = IWL_RATES_MASK_3945;
+       /* Set retry limit on DATA packets and Probe Responses*/
+       if (ieee80211_is_probe_resp(fc))
+               data_retry_limit = 3;
+       else
+               data_retry_limit = IWL_DEFAULT_TX_RETRY;
+       tx_cmd->data_retry_limit = data_retry_limit;
+       if (tx_id >= IWL39_CMD_QUEUE_NUM)
+               rts_retry_limit = 3;
+       else
+               rts_retry_limit = 7;
+       if (data_retry_limit < rts_retry_limit)
+               rts_retry_limit = data_retry_limit;
+       tx_cmd->rts_retry_limit = rts_retry_limit;
+       tx_cmd->rate = rate;
+       tx_cmd->tx_flags = tx_flags;
+       /* OFDM */
+       tx_cmd->supp_rates[0] =
+          ((rate_mask & IWL_OFDM_RATES_MASK) >> IWL_FIRST_OFDM_RATE) & 0xFF;
+       /* CCK */
+       tx_cmd->supp_rates[1] = (rate_mask & 0xF);
+       IWL_DEBUG_RATE(priv, "Tx sta id: %d, rate: %d (plcp), flags: 0x%4X "
+                      "cck/ofdm mask: 0x%x/0x%x\n", sta_id,
+                      tx_cmd->rate, le32_to_cpu(tx_cmd->tx_flags),
+                      tx_cmd->supp_rates[1], tx_cmd->supp_rates[0]);
+ }
+ static u8 iwl3945_sync_sta(struct iwl_priv *priv, int sta_id, u16 tx_rate)
+ {
+       unsigned long flags_spin;
+       struct iwl_station_entry *station;
+       if (sta_id == IWL_INVALID_STATION)
+               return IWL_INVALID_STATION;
+       spin_lock_irqsave(&priv->sta_lock, flags_spin);
+       station = &priv->stations[sta_id];
+       station->sta.sta.modify_mask = STA_MODIFY_TX_RATE_MSK;
+       station->sta.rate_n_flags = cpu_to_le16(tx_rate);
+       station->sta.mode = STA_CONTROL_MODIFY_MSK;
+       iwl_legacy_send_add_sta(priv, &station->sta, CMD_ASYNC);
+       spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
+       IWL_DEBUG_RATE(priv, "SCALE sync station %d to rate %d\n",
+                       sta_id, tx_rate);
+       return sta_id;
+ }
+ static void iwl3945_set_pwr_vmain(struct iwl_priv *priv)
+ {
+ /*
+  * (for documentation purposes)
+  * to set power to V_AUX, do
+               if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) {
+                       iwl_legacy_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
+                                       APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
+                                       ~APMG_PS_CTRL_MSK_PWR_SRC);
+                       iwl_poll_bit(priv, CSR_GPIO_IN,
+                                    CSR_GPIO_IN_VAL_VAUX_PWR_SRC,
+                                    CSR_GPIO_IN_BIT_AUX_POWER, 5000);
+               }
+  */
+       iwl_legacy_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
+                       APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
+                       ~APMG_PS_CTRL_MSK_PWR_SRC);
+       iwl_poll_bit(priv, CSR_GPIO_IN, CSR_GPIO_IN_VAL_VMAIN_PWR_SRC,
+                    CSR_GPIO_IN_BIT_AUX_POWER, 5000);  /* uS */
+ }
+ static int iwl3945_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
+ {
+       iwl_legacy_write_direct32(priv, FH39_RCSR_RBD_BASE(0), rxq->bd_dma);
+       iwl_legacy_write_direct32(priv, FH39_RCSR_RPTR_ADDR(0),
+                                       rxq->rb_stts_dma);
+       iwl_legacy_write_direct32(priv, FH39_RCSR_WPTR(0), 0);
+       iwl_legacy_write_direct32(priv, FH39_RCSR_CONFIG(0),
+               FH39_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE |
+               FH39_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE |
+               FH39_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN |
+               FH39_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 |
+               (RX_QUEUE_SIZE_LOG << FH39_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE) |
+               FH39_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST |
+               (1 << FH39_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH) |
+               FH39_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH);
+       /* fake read to flush all prev I/O */
+       iwl_legacy_read_direct32(priv, FH39_RSSR_CTRL);
+       return 0;
+ }
+ static int iwl3945_tx_reset(struct iwl_priv *priv)
+ {
+       /* bypass mode */
+       iwl_legacy_write_prph(priv, ALM_SCD_MODE_REG, 0x2);
+       /* RA 0 is active */
+       iwl_legacy_write_prph(priv, ALM_SCD_ARASTAT_REG, 0x01);
+       /* all 6 fifo are active */
+       iwl_legacy_write_prph(priv, ALM_SCD_TXFACT_REG, 0x3f);
+       iwl_legacy_write_prph(priv, ALM_SCD_SBYP_MODE_1_REG, 0x010000);
+       iwl_legacy_write_prph(priv, ALM_SCD_SBYP_MODE_2_REG, 0x030002);
+       iwl_legacy_write_prph(priv, ALM_SCD_TXF4MF_REG, 0x000004);
+       iwl_legacy_write_prph(priv, ALM_SCD_TXF5MF_REG, 0x000005);
+       iwl_legacy_write_direct32(priv, FH39_TSSR_CBB_BASE,
+                            priv->_3945.shared_phys);
+       iwl_legacy_write_direct32(priv, FH39_TSSR_MSG_CONFIG,
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH |
+               FH39_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH);
+       return 0;
+ }
+ /**
+  * iwl3945_txq_ctx_reset - Reset TX queue context
+  *
+  * Destroys all DMA structures and initialize them again
+  */
+ static int iwl3945_txq_ctx_reset(struct iwl_priv *priv)
+ {
+       int rc;
+       int txq_id, slots_num;
+       iwl3945_hw_txq_ctx_free(priv);
+       /* allocate tx queue structure */
+       rc = iwl_legacy_alloc_txq_mem(priv);
+       if (rc)
+               return rc;
+       /* Tx CMD queue */
+       rc = iwl3945_tx_reset(priv);
+       if (rc)
+               goto error;
+       /* Tx queue(s) */
+       for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
+               slots_num = (txq_id == IWL39_CMD_QUEUE_NUM) ?
+                               TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
+               rc = iwl_legacy_tx_queue_init(priv, &priv->txq[txq_id],
+                                               slots_num, txq_id);
+               if (rc) {
+                       IWL_ERR(priv, "Tx %d queue init failed\n", txq_id);
+                       goto error;
+               }
+       }
+       return rc;
+  error:
+       iwl3945_hw_txq_ctx_free(priv);
+       return rc;
+ }
+ /*
+  * Start up 3945's basic functionality after it has been reset
+  * (e.g. after platform boot, or shutdown via iwl_legacy_apm_stop())
+  * NOTE:  This does not load uCode nor start the embedded processor
+  */
+ static int iwl3945_apm_init(struct iwl_priv *priv)
+ {
+       int ret = iwl_legacy_apm_init(priv);
+       /* Clear APMG (NIC's internal power management) interrupts */
+       iwl_legacy_write_prph(priv, APMG_RTC_INT_MSK_REG, 0x0);
+       iwl_legacy_write_prph(priv, APMG_RTC_INT_STT_REG, 0xFFFFFFFF);
+       /* Reset radio chip */
+       iwl_legacy_set_bits_prph(priv, APMG_PS_CTRL_REG,
+                               APMG_PS_CTRL_VAL_RESET_REQ);
+       udelay(5);
+       iwl_legacy_clear_bits_prph(priv, APMG_PS_CTRL_REG,
+                               APMG_PS_CTRL_VAL_RESET_REQ);
+       return ret;
+ }
+ static void iwl3945_nic_config(struct iwl_priv *priv)
+ {
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       unsigned long flags;
 -      pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
 -
++      u8 rev_id = priv->pci_dev->revision;
+       spin_lock_irqsave(&priv->lock, flags);
+       /* Determine HW type */
+       IWL_DEBUG_INFO(priv, "HW Revision ID = 0x%X\n", rev_id);
+       if (rev_id & PCI_CFG_REV_ID_BIT_RTP)
+               IWL_DEBUG_INFO(priv, "RTP type\n");
+       else if (rev_id & PCI_CFG_REV_ID_BIT_BASIC_SKU) {
+               IWL_DEBUG_INFO(priv, "3945 RADIO-MB type\n");
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BIT_3945_MB);
+       } else {
+               IWL_DEBUG_INFO(priv, "3945 RADIO-MM type\n");
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BIT_3945_MM);
+       }
+       if (EEPROM_SKU_CAP_OP_MODE_MRC == eeprom->sku_cap) {
+               IWL_DEBUG_INFO(priv, "SKU OP mode is mrc\n");
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC);
+       } else
+               IWL_DEBUG_INFO(priv, "SKU OP mode is basic\n");
+       if ((eeprom->board_revision & 0xF0) == 0xD0) {
+               IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
+                              eeprom->board_revision);
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
+       } else {
+               IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
+                              eeprom->board_revision);
+               iwl_legacy_clear_bit(priv, CSR_HW_IF_CONFIG_REG,
+                             CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
+       }
+       if (eeprom->almgor_m_version <= 1) {
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A);
+               IWL_DEBUG_INFO(priv, "Card M type A version is 0x%X\n",
+                              eeprom->almgor_m_version);
+       } else {
+               IWL_DEBUG_INFO(priv, "Card M type B version is 0x%X\n",
+                              eeprom->almgor_m_version);
+               iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
+                           CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B);
+       }
+       spin_unlock_irqrestore(&priv->lock, flags);
+       if (eeprom->sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
+               IWL_DEBUG_RF_KILL(priv, "SW RF KILL supported in EEPROM.\n");
+       if (eeprom->sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
+               IWL_DEBUG_RF_KILL(priv, "HW RF KILL supported in EEPROM.\n");
+ }
+ int iwl3945_hw_nic_init(struct iwl_priv *priv)
+ {
+       int rc;
+       unsigned long flags;
+       struct iwl_rx_queue *rxq = &priv->rxq;
+       spin_lock_irqsave(&priv->lock, flags);
+       priv->cfg->ops->lib->apm_ops.init(priv);
+       spin_unlock_irqrestore(&priv->lock, flags);
+       iwl3945_set_pwr_vmain(priv);
+       priv->cfg->ops->lib->apm_ops.config(priv);
+       /* Allocate the RX queue, or reset if it is already allocated */
+       if (!rxq->bd) {
+               rc = iwl_legacy_rx_queue_alloc(priv);
+               if (rc) {
+                       IWL_ERR(priv, "Unable to initialize Rx queue\n");
+                       return -ENOMEM;
+               }
+       } else
+               iwl3945_rx_queue_reset(priv, rxq);
+       iwl3945_rx_replenish(priv);
+       iwl3945_rx_init(priv, rxq);
+       /* Look at using this instead:
+       rxq->need_update = 1;
+       iwl_legacy_rx_queue_update_write_ptr(priv, rxq);
+       */
+       iwl_legacy_write_direct32(priv, FH39_RCSR_WPTR(0), rxq->write & ~7);
+       rc = iwl3945_txq_ctx_reset(priv);
+       if (rc)
+               return rc;
+       set_bit(STATUS_INIT, &priv->status);
+       return 0;
+ }
+ /**
+  * iwl3945_hw_txq_ctx_free - Free TXQ Context
+  *
+  * Destroy all TX DMA queues and structures
+  */
+ void iwl3945_hw_txq_ctx_free(struct iwl_priv *priv)
+ {
+       int txq_id;
+       /* Tx queues */
+       if (priv->txq)
+               for (txq_id = 0; txq_id < priv->hw_params.max_txq_num;
+                    txq_id++)
+                       if (txq_id == IWL39_CMD_QUEUE_NUM)
+                               iwl_legacy_cmd_queue_free(priv);
+                       else
+                               iwl_legacy_tx_queue_free(priv, txq_id);
+       /* free tx queue structure */
+       iwl_legacy_txq_mem(priv);
+ }
+ void iwl3945_hw_txq_ctx_stop(struct iwl_priv *priv)
+ {
+       int txq_id;
+       /* stop SCD */
+       iwl_legacy_write_prph(priv, ALM_SCD_MODE_REG, 0);
+       iwl_legacy_write_prph(priv, ALM_SCD_TXFACT_REG, 0);
+       /* reset TFD queues */
+       for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
+               iwl_legacy_write_direct32(priv, FH39_TCSR_CONFIG(txq_id), 0x0);
+               iwl_poll_direct_bit(priv, FH39_TSSR_TX_STATUS,
+                               FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
+                               1000);
+       }
+       iwl3945_hw_txq_ctx_free(priv);
+ }
+ /**
+  * iwl3945_hw_reg_adjust_power_by_temp
+  * return index delta into power gain settings table
+ */
+ static int iwl3945_hw_reg_adjust_power_by_temp(int new_reading, int old_reading)
+ {
+       return (new_reading - old_reading) * (-11) / 100;
+ }
+ /**
+  * iwl3945_hw_reg_temp_out_of_range - Keep temperature in sane range
+  */
+ static inline int iwl3945_hw_reg_temp_out_of_range(int temperature)
+ {
+       return ((temperature < -260) || (temperature > 25)) ? 1 : 0;
+ }
+ int iwl3945_hw_get_temperature(struct iwl_priv *priv)
+ {
+       return iwl_read32(priv, CSR_UCODE_DRV_GP2);
+ }
+ /**
+  * iwl3945_hw_reg_txpower_get_temperature
+  * get the current temperature by reading from NIC
+ */
+ static int iwl3945_hw_reg_txpower_get_temperature(struct iwl_priv *priv)
+ {
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       int temperature;
+       temperature = iwl3945_hw_get_temperature(priv);
+       /* driver's okay range is -260 to +25.
+        *   human readable okay range is 0 to +285 */
+       IWL_DEBUG_INFO(priv, "Temperature: %d\n", temperature + IWL_TEMP_CONVERT);
+       /* handle insane temp reading */
+       if (iwl3945_hw_reg_temp_out_of_range(temperature)) {
+               IWL_ERR(priv, "Error bad temperature value  %d\n", temperature);
+               /* if really really hot(?),
+                *   substitute the 3rd band/group's temp measured at factory */
+               if (priv->last_temperature > 100)
+                       temperature = eeprom->groups[2].temperature;
+               else /* else use most recent "sane" value from driver */
+                       temperature = priv->last_temperature;
+       }
+       return temperature;     /* raw, not "human readable" */
+ }
+ /* Adjust Txpower only if temperature variance is greater than threshold.
+  *
+  * Both are lower than older versions' 9 degrees */
+ #define IWL_TEMPERATURE_LIMIT_TIMER   6
+ /**
+  * iwl3945_is_temp_calib_needed - determines if new calibration is needed
+  *
+  * records new temperature in tx_mgr->temperature.
+  * replaces tx_mgr->last_temperature *only* if calib needed
+  *    (assumes caller will actually do the calibration!). */
+ static int iwl3945_is_temp_calib_needed(struct iwl_priv *priv)
+ {
+       int temp_diff;
+       priv->temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
+       temp_diff = priv->temperature - priv->last_temperature;
+       /* get absolute value */
+       if (temp_diff < 0) {
+               IWL_DEBUG_POWER(priv, "Getting cooler, delta %d,\n", temp_diff);
+               temp_diff = -temp_diff;
+       } else if (temp_diff == 0)
+               IWL_DEBUG_POWER(priv, "Same temp,\n");
+       else
+               IWL_DEBUG_POWER(priv, "Getting warmer, delta %d,\n", temp_diff);
+       /* if we don't need calibration, *don't* update last_temperature */
+       if (temp_diff < IWL_TEMPERATURE_LIMIT_TIMER) {
+               IWL_DEBUG_POWER(priv, "Timed thermal calib not needed\n");
+               return 0;
+       }
+       IWL_DEBUG_POWER(priv, "Timed thermal calib needed\n");
+       /* assume that caller will actually do calib ...
+        *   update the "last temperature" value */
+       priv->last_temperature = priv->temperature;
+       return 1;
+ }
+ #define IWL_MAX_GAIN_ENTRIES 78
+ #define IWL_CCK_FROM_OFDM_POWER_DIFF  -5
+ #define IWL_CCK_FROM_OFDM_INDEX_DIFF (10)
+ /* radio and DSP power table, each step is 1/2 dB.
+  * 1st number is for RF analog gain, 2nd number is for DSP pre-DAC gain. */
+ static struct iwl3945_tx_power power_gain_table[2][IWL_MAX_GAIN_ENTRIES] = {
+       {
+        {251, 127},            /* 2.4 GHz, highest power */
+        {251, 127},
+        {251, 127},
+        {251, 127},
+        {251, 125},
+        {251, 110},
+        {251, 105},
+        {251, 98},
+        {187, 125},
+        {187, 115},
+        {187, 108},
+        {187, 99},
+        {243, 119},
+        {243, 111},
+        {243, 105},
+        {243, 97},
+        {243, 92},
+        {211, 106},
+        {211, 100},
+        {179, 120},
+        {179, 113},
+        {179, 107},
+        {147, 125},
+        {147, 119},
+        {147, 112},
+        {147, 106},
+        {147, 101},
+        {147, 97},
+        {147, 91},
+        {115, 107},
+        {235, 121},
+        {235, 115},
+        {235, 109},
+        {203, 127},
+        {203, 121},
+        {203, 115},
+        {203, 108},
+        {203, 102},
+        {203, 96},
+        {203, 92},
+        {171, 110},
+        {171, 104},
+        {171, 98},
+        {139, 116},
+        {227, 125},
+        {227, 119},
+        {227, 113},
+        {227, 107},
+        {227, 101},
+        {227, 96},
+        {195, 113},
+        {195, 106},
+        {195, 102},
+        {195, 95},
+        {163, 113},
+        {163, 106},
+        {163, 102},
+        {163, 95},
+        {131, 113},
+        {131, 106},
+        {131, 102},
+        {131, 95},
+        {99, 113},
+        {99, 106},
+        {99, 102},
+        {99, 95},
+        {67, 113},
+        {67, 106},
+        {67, 102},
+        {67, 95},
+        {35, 113},
+        {35, 106},
+        {35, 102},
+        {35, 95},
+        {3, 113},
+        {3, 106},
+        {3, 102},
+        {3, 95} },             /* 2.4 GHz, lowest power */
+       {
+        {251, 127},            /* 5.x GHz, highest power */
+        {251, 120},
+        {251, 114},
+        {219, 119},
+        {219, 101},
+        {187, 113},
+        {187, 102},
+        {155, 114},
+        {155, 103},
+        {123, 117},
+        {123, 107},
+        {123, 99},
+        {123, 92},
+        {91, 108},
+        {59, 125},
+        {59, 118},
+        {59, 109},
+        {59, 102},
+        {59, 96},
+        {59, 90},
+        {27, 104},
+        {27, 98},
+        {27, 92},
+        {115, 118},
+        {115, 111},
+        {115, 104},
+        {83, 126},
+        {83, 121},
+        {83, 113},
+        {83, 105},
+        {83, 99},
+        {51, 118},
+        {51, 111},
+        {51, 104},
+        {51, 98},
+        {19, 116},
+        {19, 109},
+        {19, 102},
+        {19, 98},
+        {19, 93},
+        {171, 113},
+        {171, 107},
+        {171, 99},
+        {139, 120},
+        {139, 113},
+        {139, 107},
+        {139, 99},
+        {107, 120},
+        {107, 113},
+        {107, 107},
+        {107, 99},
+        {75, 120},
+        {75, 113},
+        {75, 107},
+        {75, 99},
+        {43, 120},
+        {43, 113},
+        {43, 107},
+        {43, 99},
+        {11, 120},
+        {11, 113},
+        {11, 107},
+        {11, 99},
+        {131, 107},
+        {131, 99},
+        {99, 120},
+        {99, 113},
+        {99, 107},
+        {99, 99},
+        {67, 120},
+        {67, 113},
+        {67, 107},
+        {67, 99},
+        {35, 120},
+        {35, 113},
+        {35, 107},
+        {35, 99},
+        {3, 120} }             /* 5.x GHz, lowest power */
+ };
+ static inline u8 iwl3945_hw_reg_fix_power_index(int index)
+ {
+       if (index < 0)
+               return 0;
+       if (index >= IWL_MAX_GAIN_ENTRIES)
+               return IWL_MAX_GAIN_ENTRIES - 1;
+       return (u8) index;
+ }
+ /* Kick off thermal recalibration check every 60 seconds */
+ #define REG_RECALIB_PERIOD (60)
+ /**
+  * iwl3945_hw_reg_set_scan_power - Set Tx power for scan probe requests
+  *
+  * Set (in our channel info database) the direct scan Tx power for 1 Mbit (CCK)
+  * or 6 Mbit (OFDM) rates.
+  */
+ static void iwl3945_hw_reg_set_scan_power(struct iwl_priv *priv, u32 scan_tbl_index,
+                              s32 rate_index, const s8 *clip_pwrs,
+                              struct iwl_channel_info *ch_info,
+                              int band_index)
+ {
+       struct iwl3945_scan_power_info *scan_power_info;
+       s8 power;
+       u8 power_index;
+       scan_power_info = &ch_info->scan_pwr_info[scan_tbl_index];
+       /* use this channel group's 6Mbit clipping/saturation pwr,
+        *   but cap at regulatory scan power restriction (set during init
+        *   based on eeprom channel data) for this channel.  */
+       power = min(ch_info->scan_power, clip_pwrs[IWL_RATE_6M_INDEX_TABLE]);
+       power = min(power, priv->tx_power_user_lmt);
+       scan_power_info->requested_power = power;
+       /* find difference between new scan *power* and current "normal"
+        *   Tx *power* for 6Mb.  Use this difference (x2) to adjust the
+        *   current "normal" temperature-compensated Tx power *index* for
+        *   this rate (1Mb or 6Mb) to yield new temp-compensated scan power
+        *   *index*. */
+       power_index = ch_info->power_info[rate_index].power_table_index
+           - (power - ch_info->power_info
+              [IWL_RATE_6M_INDEX_TABLE].requested_power) * 2;
+       /* store reference index that we use when adjusting *all* scan
+        *   powers.  So we can accommodate user (all channel) or spectrum
+        *   management (single channel) power changes "between" temperature
+        *   feedback compensation procedures.
+        * don't force fit this reference index into gain table; it may be a
+        *   negative number.  This will help avoid errors when we're at
+        *   the lower bounds (highest gains, for warmest temperatures)
+        *   of the table. */
+       /* don't exceed table bounds for "real" setting */
+       power_index = iwl3945_hw_reg_fix_power_index(power_index);
+       scan_power_info->power_table_index = power_index;
+       scan_power_info->tpc.tx_gain =
+           power_gain_table[band_index][power_index].tx_gain;
+       scan_power_info->tpc.dsp_atten =
+           power_gain_table[band_index][power_index].dsp_atten;
+ }
+ /**
+  * iwl3945_send_tx_power - fill in Tx Power command with gain settings
+  *
+  * Configures power settings for all rates for the current channel,
+  * using values from channel info struct, and send to NIC
+  */
+ static int iwl3945_send_tx_power(struct iwl_priv *priv)
+ {
+       int rate_idx, i;
+       const struct iwl_channel_info *ch_info = NULL;
+       struct iwl3945_txpowertable_cmd txpower = {
+               .channel = priv->contexts[IWL_RXON_CTX_BSS].active.channel,
+       };
+       u16 chan;
+       if (WARN_ONCE(test_bit(STATUS_SCAN_HW, &priv->status),
+                     "TX Power requested while scanning!\n"))
+               return -EAGAIN;
+       chan = le16_to_cpu(priv->contexts[IWL_RXON_CTX_BSS].active.channel);
+       txpower.band = (priv->band == IEEE80211_BAND_5GHZ) ? 0 : 1;
+       ch_info = iwl_legacy_get_channel_info(priv, priv->band, chan);
+       if (!ch_info) {
+               IWL_ERR(priv,
+                       "Failed to get channel info for channel %d [%d]\n",
+                       chan, priv->band);
+               return -EINVAL;
+       }
+       if (!iwl_legacy_is_channel_valid(ch_info)) {
+               IWL_DEBUG_POWER(priv, "Not calling TX_PWR_TABLE_CMD on "
+                               "non-Tx channel.\n");
+               return 0;
+       }
+       /* fill cmd with power settings for all rates for current channel */
+       /* Fill OFDM rate */
+       for (rate_idx = IWL_FIRST_OFDM_RATE, i = 0;
+            rate_idx <= IWL39_LAST_OFDM_RATE; rate_idx++, i++) {
+               txpower.power[i].tpc = ch_info->power_info[i].tpc;
+               txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
+               IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
+                               le16_to_cpu(txpower.channel),
+                               txpower.band,
+                               txpower.power[i].tpc.tx_gain,
+                               txpower.power[i].tpc.dsp_atten,
+                               txpower.power[i].rate);
+       }
+       /* Fill CCK rates */
+       for (rate_idx = IWL_FIRST_CCK_RATE;
+            rate_idx <= IWL_LAST_CCK_RATE; rate_idx++, i++) {
+               txpower.power[i].tpc = ch_info->power_info[i].tpc;
+               txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
+               IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
+                               le16_to_cpu(txpower.channel),
+                               txpower.band,
+                               txpower.power[i].tpc.tx_gain,
+                               txpower.power[i].tpc.dsp_atten,
+                               txpower.power[i].rate);
+       }
+       return iwl_legacy_send_cmd_pdu(priv, REPLY_TX_PWR_TABLE_CMD,
+                               sizeof(struct iwl3945_txpowertable_cmd),
+                               &txpower);
+ }
+ /**
+  * iwl3945_hw_reg_set_new_power - Configures power tables at new levels
+  * @ch_info: Channel to update.  Uses power_info.requested_power.
+  *
+  * Replace requested_power and base_power_index ch_info fields for
+  * one channel.
+  *
+  * Called if user or spectrum management changes power preferences.
+  * Takes into account h/w and modulation limitations (clip power).
+  *
+  * This does *not* send anything to NIC, just sets up ch_info for one channel.
+  *
+  * NOTE: reg_compensate_for_temperature_dif() *must* be run after this to
+  *     properly fill out the scan powers, and actual h/w gain settings,
+  *     and send changes to NIC
+  */
+ static int iwl3945_hw_reg_set_new_power(struct iwl_priv *priv,
+                            struct iwl_channel_info *ch_info)
+ {
+       struct iwl3945_channel_power_info *power_info;
+       int power_changed = 0;
+       int i;
+       const s8 *clip_pwrs;
+       int power;
+       /* Get this chnlgrp's rate-to-max/clip-powers table */
+       clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
+       /* Get this channel's rate-to-current-power settings table */
+       power_info = ch_info->power_info;
+       /* update OFDM Txpower settings */
+       for (i = IWL_RATE_6M_INDEX_TABLE; i <= IWL_RATE_54M_INDEX_TABLE;
+            i++, ++power_info) {
+               int delta_idx;
+               /* limit new power to be no more than h/w capability */
+               power = min(ch_info->curr_txpow, clip_pwrs[i]);
+               if (power == power_info->requested_power)
+                       continue;
+               /* find difference between old and new requested powers,
+                *    update base (non-temp-compensated) power index */
+               delta_idx = (power - power_info->requested_power) * 2;
+               power_info->base_power_index -= delta_idx;
+               /* save new requested power value */
+               power_info->requested_power = power;
+               power_changed = 1;
+       }
+       /* update CCK Txpower settings, based on OFDM 12M setting ...
+        *    ... all CCK power settings for a given channel are the *same*. */
+       if (power_changed) {
+               power =
+                   ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
+                   requested_power + IWL_CCK_FROM_OFDM_POWER_DIFF;
+               /* do all CCK rates' iwl3945_channel_power_info structures */
+               for (i = IWL_RATE_1M_INDEX_TABLE; i <= IWL_RATE_11M_INDEX_TABLE; i++) {
+                       power_info->requested_power = power;
+                       power_info->base_power_index =
+                           ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
+                           base_power_index + IWL_CCK_FROM_OFDM_INDEX_DIFF;
+                       ++power_info;
+               }
+       }
+       return 0;
+ }
+ /**
+  * iwl3945_hw_reg_get_ch_txpower_limit - returns new power limit for channel
+  *
+  * NOTE: Returned power limit may be less (but not more) than requested,
+  *     based strictly on regulatory (eeprom and spectrum mgt) limitations
+  *     (no consideration for h/w clipping limitations).
+  */
+ static int iwl3945_hw_reg_get_ch_txpower_limit(struct iwl_channel_info *ch_info)
+ {
+       s8 max_power;
+ #if 0
+       /* if we're using TGd limits, use lower of TGd or EEPROM */
+       if (ch_info->tgd_data.max_power != 0)
+               max_power = min(ch_info->tgd_data.max_power,
+                               ch_info->eeprom.max_power_avg);
+       /* else just use EEPROM limits */
+       else
+ #endif
+               max_power = ch_info->eeprom.max_power_avg;
+       return min(max_power, ch_info->max_power_avg);
+ }
+ /**
+  * iwl3945_hw_reg_comp_txpower_temp - Compensate for temperature
+  *
+  * Compensate txpower settings of *all* channels for temperature.
+  * This only accounts for the difference between current temperature
+  *   and the factory calibration temperatures, and bases the new settings
+  *   on the channel's base_power_index.
+  *
+  * If RxOn is "associated", this sends the new Txpower to NIC!
+  */
+ static int iwl3945_hw_reg_comp_txpower_temp(struct iwl_priv *priv)
+ {
+       struct iwl_channel_info *ch_info = NULL;
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       int delta_index;
+       const s8 *clip_pwrs; /* array of h/w max power levels for each rate */
+       u8 a_band;
+       u8 rate_index;
+       u8 scan_tbl_index;
+       u8 i;
+       int ref_temp;
+       int temperature = priv->temperature;
+       if (priv->disable_tx_power_cal ||
+           test_bit(STATUS_SCANNING, &priv->status)) {
+               /* do not perform tx power calibration */
+               return 0;
+       }
+       /* set up new Tx power info for each and every channel, 2.4 and 5.x */
+       for (i = 0; i < priv->channel_count; i++) {
+               ch_info = &priv->channel_info[i];
+               a_band = iwl_legacy_is_channel_a_band(ch_info);
+               /* Get this chnlgrp's factory calibration temperature */
+               ref_temp = (s16)eeprom->groups[ch_info->group_index].
+                   temperature;
+               /* get power index adjustment based on current and factory
+                * temps */
+               delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
+                                                             ref_temp);
+               /* set tx power value for all rates, OFDM and CCK */
+               for (rate_index = 0; rate_index < IWL_RATE_COUNT_3945;
+                    rate_index++) {
+                       int power_idx =
+                           ch_info->power_info[rate_index].base_power_index;
+                       /* temperature compensate */
+                       power_idx += delta_index;
+                       /* stay within table range */
+                       power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
+                       ch_info->power_info[rate_index].
+                           power_table_index = (u8) power_idx;
+                       ch_info->power_info[rate_index].tpc =
+                           power_gain_table[a_band][power_idx];
+               }
+               /* Get this chnlgrp's rate-to-max/clip-powers table */
+               clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
+               /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
+               for (scan_tbl_index = 0;
+                    scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
+                       s32 actual_index = (scan_tbl_index == 0) ?
+                           IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
+                       iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
+                                          actual_index, clip_pwrs,
+                                          ch_info, a_band);
+               }
+       }
+       /* send Txpower command for current channel to ucode */
+       return priv->cfg->ops->lib->send_tx_power(priv);
+ }
+ int iwl3945_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
+ {
+       struct iwl_channel_info *ch_info;
+       s8 max_power;
+       u8 a_band;
+       u8 i;
+       if (priv->tx_power_user_lmt == power) {
+               IWL_DEBUG_POWER(priv, "Requested Tx power same as current "
+                               "limit: %ddBm.\n", power);
+               return 0;
+       }
+       IWL_DEBUG_POWER(priv, "Setting upper limit clamp to %ddBm.\n", power);
+       priv->tx_power_user_lmt = power;
+       /* set up new Tx powers for each and every channel, 2.4 and 5.x */
+       for (i = 0; i < priv->channel_count; i++) {
+               ch_info = &priv->channel_info[i];
+               a_band = iwl_legacy_is_channel_a_band(ch_info);
+               /* find minimum power of all user and regulatory constraints
+                *    (does not consider h/w clipping limitations) */
+               max_power = iwl3945_hw_reg_get_ch_txpower_limit(ch_info);
+               max_power = min(power, max_power);
+               if (max_power != ch_info->curr_txpow) {
+                       ch_info->curr_txpow = max_power;
+                       /* this considers the h/w clipping limitations */
+                       iwl3945_hw_reg_set_new_power(priv, ch_info);
+               }
+       }
+       /* update txpower settings for all channels,
+        *   send to NIC if associated. */
+       iwl3945_is_temp_calib_needed(priv);
+       iwl3945_hw_reg_comp_txpower_temp(priv);
+       return 0;
+ }
+ static int iwl3945_send_rxon_assoc(struct iwl_priv *priv,
+                                  struct iwl_rxon_context *ctx)
+ {
+       int rc = 0;
+       struct iwl_rx_packet *pkt;
+       struct iwl3945_rxon_assoc_cmd rxon_assoc;
+       struct iwl_host_cmd cmd = {
+               .id = REPLY_RXON_ASSOC,
+               .len = sizeof(rxon_assoc),
+               .flags = CMD_WANT_SKB,
+               .data = &rxon_assoc,
+       };
+       const struct iwl_legacy_rxon_cmd *rxon1 = &ctx->staging;
+       const struct iwl_legacy_rxon_cmd *rxon2 = &ctx->active;
+       if ((rxon1->flags == rxon2->flags) &&
+           (rxon1->filter_flags == rxon2->filter_flags) &&
+           (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
+           (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
+               IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC.  Not resending.\n");
+               return 0;
+       }
+       rxon_assoc.flags = ctx->staging.flags;
+       rxon_assoc.filter_flags = ctx->staging.filter_flags;
+       rxon_assoc.ofdm_basic_rates = ctx->staging.ofdm_basic_rates;
+       rxon_assoc.cck_basic_rates = ctx->staging.cck_basic_rates;
+       rxon_assoc.reserved = 0;
+       rc = iwl_legacy_send_cmd_sync(priv, &cmd);
+       if (rc)
+               return rc;
+       pkt = (struct iwl_rx_packet *)cmd.reply_page;
+       if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
+               IWL_ERR(priv, "Bad return from REPLY_RXON_ASSOC command\n");
+               rc = -EIO;
+       }
+       iwl_legacy_free_pages(priv, cmd.reply_page);
+       return rc;
+ }
+ /**
+  * iwl3945_commit_rxon - commit staging_rxon to hardware
+  *
+  * The RXON command in staging_rxon is committed to the hardware and
+  * the active_rxon structure is updated with the new data.  This
+  * function correctly transitions out of the RXON_ASSOC_MSK state if
+  * a HW tune is required based on the RXON structure changes.
+  */
+ int iwl3945_commit_rxon(struct iwl_priv *priv, struct iwl_rxon_context *ctx)
+ {
+       /* cast away the const for active_rxon in this function */
+       struct iwl3945_rxon_cmd *active_rxon = (void *)&ctx->active;
+       struct iwl3945_rxon_cmd *staging_rxon = (void *)&ctx->staging;
+       int rc = 0;
+       bool new_assoc = !!(staging_rxon->filter_flags & RXON_FILTER_ASSOC_MSK);
+       if (test_bit(STATUS_EXIT_PENDING, &priv->status))
+               return -EINVAL;
+       if (!iwl_legacy_is_alive(priv))
+               return -1;
+       /* always get timestamp with Rx frame */
+       staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
+       /* select antenna */
+       staging_rxon->flags &=
+           ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
+       staging_rxon->flags |= iwl3945_get_antenna_flags(priv);
+       rc = iwl_legacy_check_rxon_cmd(priv, ctx);
+       if (rc) {
+               IWL_ERR(priv, "Invalid RXON configuration.  Not committing.\n");
+               return -EINVAL;
+       }
+       /* If we don't need to send a full RXON, we can use
+        * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
+        * and other flags for the current radio configuration. */
+       if (!iwl_legacy_full_rxon_required(priv,
+                       &priv->contexts[IWL_RXON_CTX_BSS])) {
+               rc = iwl_legacy_send_rxon_assoc(priv,
+                                        &priv->contexts[IWL_RXON_CTX_BSS]);
+               if (rc) {
+                       IWL_ERR(priv, "Error setting RXON_ASSOC "
+                                 "configuration (%d).\n", rc);
+                       return rc;
+               }
+               memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
+               return 0;
+       }
+       /* If we are currently associated and the new config requires
+        * an RXON_ASSOC and the new config wants the associated mask enabled,
+        * we must clear the associated from the active configuration
+        * before we apply the new config */
+       if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS) && new_assoc) {
+               IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
+               active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
+               /*
+                * reserved4 and 5 could have been filled by the iwlcore code.
+                * Let's clear them before pushing to the 3945.
+                */
+               active_rxon->reserved4 = 0;
+               active_rxon->reserved5 = 0;
+               rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RXON,
+                                     sizeof(struct iwl3945_rxon_cmd),
+                                     &priv->contexts[IWL_RXON_CTX_BSS].active);
+               /* If the mask clearing failed then we set
+                * active_rxon back to what it was previously */
+               if (rc) {
+                       active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
+                       IWL_ERR(priv, "Error clearing ASSOC_MSK on current "
+                                 "configuration (%d).\n", rc);
+                       return rc;
+               }
+               iwl_legacy_clear_ucode_stations(priv,
+                                        &priv->contexts[IWL_RXON_CTX_BSS]);
+               iwl_legacy_restore_stations(priv,
+                                        &priv->contexts[IWL_RXON_CTX_BSS]);
+       }
+       IWL_DEBUG_INFO(priv, "Sending RXON\n"
+                      "* with%s RXON_FILTER_ASSOC_MSK\n"
+                      "* channel = %d\n"
+                      "* bssid = %pM\n",
+                      (new_assoc ? "" : "out"),
+                      le16_to_cpu(staging_rxon->channel),
+                      staging_rxon->bssid_addr);
+       /*
+        * reserved4 and 5 could have been filled by the iwlcore code.
+        * Let's clear them before pushing to the 3945.
+        */
+       staging_rxon->reserved4 = 0;
+       staging_rxon->reserved5 = 0;
+       iwl_legacy_set_rxon_hwcrypto(priv, ctx, !iwl3945_mod_params.sw_crypto);
+       /* Apply the new configuration */
+       rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RXON,
+                             sizeof(struct iwl3945_rxon_cmd),
+                             staging_rxon);
+       if (rc) {
+               IWL_ERR(priv, "Error setting new configuration (%d).\n", rc);
+               return rc;
+       }
+       memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
+       if (!new_assoc) {
+               iwl_legacy_clear_ucode_stations(priv,
+                                        &priv->contexts[IWL_RXON_CTX_BSS]);
+               iwl_legacy_restore_stations(priv,
+                                       &priv->contexts[IWL_RXON_CTX_BSS]);
+       }
+       /* If we issue a new RXON command which required a tune then we must
+        * send a new TXPOWER command or we won't be able to Tx any frames */
+       rc = iwl_legacy_set_tx_power(priv, priv->tx_power_next, true);
+       if (rc) {
+               IWL_ERR(priv, "Error setting Tx power (%d).\n", rc);
+               return rc;
+       }
+       /* Init the hardware's rate fallback order based on the band */
+       rc = iwl3945_init_hw_rate_table(priv);
+       if (rc) {
+               IWL_ERR(priv, "Error setting HW rate table: %02X\n", rc);
+               return -EIO;
+       }
+       return 0;
+ }
+ /**
+  * iwl3945_reg_txpower_periodic -  called when time to check our temperature.
+  *
+  * -- reset periodic timer
+  * -- see if temp has changed enough to warrant re-calibration ... if so:
+  *     -- correct coeffs for temp (can reset temp timer)
+  *     -- save this temp as "last",
+  *     -- send new set of gain settings to NIC
+  * NOTE:  This should continue working, even when we're not associated,
+  *   so we can keep our internal table of scan powers current. */
+ void iwl3945_reg_txpower_periodic(struct iwl_priv *priv)
+ {
+       /* This will kick in the "brute force"
+        * iwl3945_hw_reg_comp_txpower_temp() below */
+       if (!iwl3945_is_temp_calib_needed(priv))
+               goto reschedule;
+       /* Set up a new set of temp-adjusted TxPowers, send to NIC.
+        * This is based *only* on current temperature,
+        * ignoring any previous power measurements */
+       iwl3945_hw_reg_comp_txpower_temp(priv);
+  reschedule:
+       queue_delayed_work(priv->workqueue,
+                          &priv->_3945.thermal_periodic, REG_RECALIB_PERIOD * HZ);
+ }
+ static void iwl3945_bg_reg_txpower_periodic(struct work_struct *work)
+ {
+       struct iwl_priv *priv = container_of(work, struct iwl_priv,
+                                            _3945.thermal_periodic.work);
+       if (test_bit(STATUS_EXIT_PENDING, &priv->status))
+               return;
+       mutex_lock(&priv->mutex);
+       iwl3945_reg_txpower_periodic(priv);
+       mutex_unlock(&priv->mutex);
+ }
+ /**
+  * iwl3945_hw_reg_get_ch_grp_index - find the channel-group index (0-4)
+  *                               for the channel.
+  *
+  * This function is used when initializing channel-info structs.
+  *
+  * NOTE: These channel groups do *NOT* match the bands above!
+  *     These channel groups are based on factory-tested channels;
+  *     on A-band, EEPROM's "group frequency" entries represent the top
+  *     channel in each group 1-4.  Group 5 All B/G channels are in group 0.
+  */
+ static u16 iwl3945_hw_reg_get_ch_grp_index(struct iwl_priv *priv,
+                                      const struct iwl_channel_info *ch_info)
+ {
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       struct iwl3945_eeprom_txpower_group *ch_grp = &eeprom->groups[0];
+       u8 group;
+       u16 group_index = 0;    /* based on factory calib frequencies */
+       u8 grp_channel;
+       /* Find the group index for the channel ... don't use index 1(?) */
+       if (iwl_legacy_is_channel_a_band(ch_info)) {
+               for (group = 1; group < 5; group++) {
+                       grp_channel = ch_grp[group].group_channel;
+                       if (ch_info->channel <= grp_channel) {
+                               group_index = group;
+                               break;
+                       }
+               }
+               /* group 4 has a few channels *above* its factory cal freq */
+               if (group == 5)
+                       group_index = 4;
+       } else
+               group_index = 0;        /* 2.4 GHz, group 0 */
+       IWL_DEBUG_POWER(priv, "Chnl %d mapped to grp %d\n", ch_info->channel,
+                       group_index);
+       return group_index;
+ }
+ /**
+  * iwl3945_hw_reg_get_matched_power_index - Interpolate to get nominal index
+  *
+  * Interpolate to get nominal (i.e. at factory calibration temperature) index
+  *   into radio/DSP gain settings table for requested power.
+  */
+ static int iwl3945_hw_reg_get_matched_power_index(struct iwl_priv *priv,
+                                      s8 requested_power,
+                                      s32 setting_index, s32 *new_index)
+ {
+       const struct iwl3945_eeprom_txpower_group *chnl_grp = NULL;
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       s32 index0, index1;
+       s32 power = 2 * requested_power;
+       s32 i;
+       const struct iwl3945_eeprom_txpower_sample *samples;
+       s32 gains0, gains1;
+       s32 res;
+       s32 denominator;
+       chnl_grp = &eeprom->groups[setting_index];
+       samples = chnl_grp->samples;
+       for (i = 0; i < 5; i++) {
+               if (power == samples[i].power) {
+                       *new_index = samples[i].gain_index;
+                       return 0;
+               }
+       }
+       if (power > samples[1].power) {
+               index0 = 0;
+               index1 = 1;
+       } else if (power > samples[2].power) {
+               index0 = 1;
+               index1 = 2;
+       } else if (power > samples[3].power) {
+               index0 = 2;
+               index1 = 3;
+       } else {
+               index0 = 3;
+               index1 = 4;
+       }
+       denominator = (s32) samples[index1].power - (s32) samples[index0].power;
+       if (denominator == 0)
+               return -EINVAL;
+       gains0 = (s32) samples[index0].gain_index * (1 << 19);
+       gains1 = (s32) samples[index1].gain_index * (1 << 19);
+       res = gains0 + (gains1 - gains0) *
+           ((s32) power - (s32) samples[index0].power) / denominator +
+           (1 << 18);
+       *new_index = res >> 19;
+       return 0;
+ }
+ static void iwl3945_hw_reg_init_channel_groups(struct iwl_priv *priv)
+ {
+       u32 i;
+       s32 rate_index;
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       const struct iwl3945_eeprom_txpower_group *group;
+       IWL_DEBUG_POWER(priv, "Initializing factory calib info from EEPROM\n");
+       for (i = 0; i < IWL_NUM_TX_CALIB_GROUPS; i++) {
+               s8 *clip_pwrs;  /* table of power levels for each rate */
+               s8 satur_pwr;   /* saturation power for each chnl group */
+               group = &eeprom->groups[i];
+               /* sanity check on factory saturation power value */
+               if (group->saturation_power < 40) {
+                       IWL_WARN(priv, "Error: saturation power is %d, "
+                                   "less than minimum expected 40\n",
+                                   group->saturation_power);
+                       return;
+               }
+               /*
+                * Derive requested power levels for each rate, based on
+                *   hardware capabilities (saturation power for band).
+                * Basic value is 3dB down from saturation, with further
+                *   power reductions for highest 3 data rates.  These
+                *   backoffs provide headroom for high rate modulation
+                *   power peaks, without too much distortion (clipping).
+                */
+               /* we'll fill in this array with h/w max power levels */
+               clip_pwrs = (s8 *) priv->_3945.clip_groups[i].clip_powers;
+               /* divide factory saturation power by 2 to find -3dB level */
+               satur_pwr = (s8) (group->saturation_power >> 1);
+               /* fill in channel group's nominal powers for each rate */
+               for (rate_index = 0;
+                    rate_index < IWL_RATE_COUNT_3945; rate_index++, clip_pwrs++) {
+                       switch (rate_index) {
+                       case IWL_RATE_36M_INDEX_TABLE:
+                               if (i == 0)     /* B/G */
+                                       *clip_pwrs = satur_pwr;
+                               else    /* A */
+                                       *clip_pwrs = satur_pwr - 5;
+                               break;
+                       case IWL_RATE_48M_INDEX_TABLE:
+                               if (i == 0)
+                                       *clip_pwrs = satur_pwr - 7;
+                               else
+                                       *clip_pwrs = satur_pwr - 10;
+                               break;
+                       case IWL_RATE_54M_INDEX_TABLE:
+                               if (i == 0)
+                                       *clip_pwrs = satur_pwr - 9;
+                               else
+                                       *clip_pwrs = satur_pwr - 12;
+                               break;
+                       default:
+                               *clip_pwrs = satur_pwr;
+                               break;
+                       }
+               }
+       }
+ }
+ /**
+  * iwl3945_txpower_set_from_eeprom - Set channel power info based on EEPROM
+  *
+  * Second pass (during init) to set up priv->channel_info
+  *
+  * Set up Tx-power settings in our channel info database for each VALID
+  * (for this geo/SKU) channel, at all Tx data rates, based on eeprom values
+  * and current temperature.
+  *
+  * Since this is based on current temperature (at init time), these values may
+  * not be valid for very long, but it gives us a starting/default point,
+  * and allows us to active (i.e. using Tx) scan.
+  *
+  * This does *not* write values to NIC, just sets up our internal table.
+  */
+ int iwl3945_txpower_set_from_eeprom(struct iwl_priv *priv)
+ {
+       struct iwl_channel_info *ch_info = NULL;
+       struct iwl3945_channel_power_info *pwr_info;
+       struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
+       int delta_index;
+       u8 rate_index;
+       u8 scan_tbl_index;
+       const s8 *clip_pwrs;    /* array of power levels for each rate */
+       u8 gain, dsp_atten;
+       s8 power;
+       u8 pwr_index, base_pwr_index, a_band;
+       u8 i;
+       int temperature;
+       /* save temperature reference,
+        *   so we can determine next time to calibrate */
+       temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
+       priv->last_temperature = temperature;
+       iwl3945_hw_reg_init_channel_groups(priv);
+       /* initialize Tx power info for each and every channel, 2.4 and 5.x */
+       for (i = 0, ch_info = priv->channel_info; i < priv->channel_count;
+            i++, ch_info++) {
+               a_band = iwl_legacy_is_channel_a_band(ch_info);
+               if (!iwl_legacy_is_channel_valid(ch_info))
+                       continue;
+               /* find this channel's channel group (*not* "band") index */
+               ch_info->group_index =
+                       iwl3945_hw_reg_get_ch_grp_index(priv, ch_info);
+               /* Get this chnlgrp's rate->max/clip-powers table */
+               clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
+               /* calculate power index *adjustment* value according to
+                *  diff between current temperature and factory temperature */
+               delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
+                               eeprom->groups[ch_info->group_index].
+                               temperature);
+               IWL_DEBUG_POWER(priv, "Delta index for channel %d: %d [%d]\n",
+                               ch_info->channel, delta_index, temperature +
+                               IWL_TEMP_CONVERT);
+               /* set tx power value for all OFDM rates */
+               for (rate_index = 0; rate_index < IWL_OFDM_RATES;
+                    rate_index++) {
+                       s32 uninitialized_var(power_idx);
+                       int rc;
+                       /* use channel group's clip-power table,
+                        *   but don't exceed channel's max power */
+                       s8 pwr = min(ch_info->max_power_avg,
+                                    clip_pwrs[rate_index]);
+                       pwr_info = &ch_info->power_info[rate_index];
+                       /* get base (i.e. at factory-measured temperature)
+                        *    power table index for this rate's power */
+                       rc = iwl3945_hw_reg_get_matched_power_index(priv, pwr,
+                                                        ch_info->group_index,
+                                                        &power_idx);
+                       if (rc) {
+                               IWL_ERR(priv, "Invalid power index\n");
+                               return rc;
+                       }
+                       pwr_info->base_power_index = (u8) power_idx;
+                       /* temperature compensate */
+                       power_idx += delta_index;
+                       /* stay within range of gain table */
+                       power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
+                       /* fill 1 OFDM rate's iwl3945_channel_power_info struct */
+                       pwr_info->requested_power = pwr;
+                       pwr_info->power_table_index = (u8) power_idx;
+                       pwr_info->tpc.tx_gain =
+                           power_gain_table[a_band][power_idx].tx_gain;
+                       pwr_info->tpc.dsp_atten =
+                           power_gain_table[a_band][power_idx].dsp_atten;
+               }
+               /* set tx power for CCK rates, based on OFDM 12 Mbit settings*/
+               pwr_info = &ch_info->power_info[IWL_RATE_12M_INDEX_TABLE];
+               power = pwr_info->requested_power +
+                       IWL_CCK_FROM_OFDM_POWER_DIFF;
+               pwr_index = pwr_info->power_table_index +
+                       IWL_CCK_FROM_OFDM_INDEX_DIFF;
+               base_pwr_index = pwr_info->base_power_index +
+                       IWL_CCK_FROM_OFDM_INDEX_DIFF;
+               /* stay within table range */
+               pwr_index = iwl3945_hw_reg_fix_power_index(pwr_index);
+               gain = power_gain_table[a_band][pwr_index].tx_gain;
+               dsp_atten = power_gain_table[a_band][pwr_index].dsp_atten;
+               /* fill each CCK rate's iwl3945_channel_power_info structure
+                * NOTE:  All CCK-rate Txpwrs are the same for a given chnl!
+                * NOTE:  CCK rates start at end of OFDM rates! */
+               for (rate_index = 0;
+                    rate_index < IWL_CCK_RATES; rate_index++) {
+                       pwr_info = &ch_info->power_info[rate_index+IWL_OFDM_RATES];
+                       pwr_info->requested_power = power;
+                       pwr_info->power_table_index = pwr_index;
+                       pwr_info->base_power_index = base_pwr_index;
+                       pwr_info->tpc.tx_gain = gain;
+                       pwr_info->tpc.dsp_atten = dsp_atten;
+               }
+               /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
+               for (scan_tbl_index = 0;
+                    scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
+                       s32 actual_index = (scan_tbl_index == 0) ?
+                               IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
+                       iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
+                               actual_index, clip_pwrs, ch_info, a_band);
+               }
+       }
+       return 0;
+ }
+ int iwl3945_hw_rxq_stop(struct iwl_priv *priv)
+ {
+       int rc;
+       iwl_legacy_write_direct32(priv, FH39_RCSR_CONFIG(0), 0);
+       rc = iwl_poll_direct_bit(priv, FH39_RSSR_STATUS,
+                       FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
+       if (rc < 0)
+               IWL_ERR(priv, "Can't stop Rx DMA.\n");
+       return 0;
+ }
+ int iwl3945_hw_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq)
+ {
+       int txq_id = txq->q.id;
+       struct iwl3945_shared *shared_data = priv->_3945.shared_virt;
+       shared_data->tx_base_ptr[txq_id] = cpu_to_le32((u32)txq->q.dma_addr);
+       iwl_legacy_write_direct32(priv, FH39_CBCC_CTRL(txq_id), 0);
+       iwl_legacy_write_direct32(priv, FH39_CBCC_BASE(txq_id), 0);
+       iwl_legacy_write_direct32(priv, FH39_TCSR_CONFIG(txq_id),
+               FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT |
+               FH39_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF |
+               FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD |
+               FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL |
+               FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE);
+       /* fake read to flush all prev. writes */
+       iwl_read32(priv, FH39_TSSR_CBB_BASE);
+       return 0;
+ }
+ /*
+  * HCMD utils
+  */
+ static u16 iwl3945_get_hcmd_size(u8 cmd_id, u16 len)
+ {
+       switch (cmd_id) {
+       case REPLY_RXON:
+               return sizeof(struct iwl3945_rxon_cmd);
+       case POWER_TABLE_CMD:
+               return sizeof(struct iwl3945_powertable_cmd);
+       default:
+               return len;
+       }
+ }
+ static u16 iwl3945_build_addsta_hcmd(const struct iwl_legacy_addsta_cmd *cmd,
+                                                               u8 *data)
+ {
+       struct iwl3945_addsta_cmd *addsta = (struct iwl3945_addsta_cmd *)data;
+       addsta->mode = cmd->mode;
+       memcpy(&addsta->sta, &cmd->sta, sizeof(struct sta_id_modify));
+       memcpy(&addsta->key, &cmd->key, sizeof(struct iwl4965_keyinfo));
+       addsta->station_flags = cmd->station_flags;
+       addsta->station_flags_msk = cmd->station_flags_msk;
+       addsta->tid_disable_tx = cpu_to_le16(0);
+       addsta->rate_n_flags = cmd->rate_n_flags;
+       addsta->add_immediate_ba_tid = cmd->add_immediate_ba_tid;
+       addsta->remove_immediate_ba_tid = cmd->remove_immediate_ba_tid;
+       addsta->add_immediate_ba_ssn = cmd->add_immediate_ba_ssn;
+       return (u16)sizeof(struct iwl3945_addsta_cmd);
+ }
+ static int iwl3945_add_bssid_station(struct iwl_priv *priv,
+                                    const u8 *addr, u8 *sta_id_r)
+ {
+       struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
+       int ret;
+       u8 sta_id;
+       unsigned long flags;
+       if (sta_id_r)
+               *sta_id_r = IWL_INVALID_STATION;
+       ret = iwl_legacy_add_station_common(priv, ctx, addr, 0, NULL, &sta_id);
+       if (ret) {
+               IWL_ERR(priv, "Unable to add station %pM\n", addr);
+               return ret;
+       }
+       if (sta_id_r)
+               *sta_id_r = sta_id;
+       spin_lock_irqsave(&priv->sta_lock, flags);
+       priv->stations[sta_id].used |= IWL_STA_LOCAL;
+       spin_unlock_irqrestore(&priv->sta_lock, flags);
+       return 0;
+ }
+ static int iwl3945_manage_ibss_station(struct iwl_priv *priv,
+                                      struct ieee80211_vif *vif, bool add)
+ {
+       struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
+       int ret;
+       if (add) {
+               ret = iwl3945_add_bssid_station(priv, vif->bss_conf.bssid,
+                                               &vif_priv->ibss_bssid_sta_id);
+               if (ret)
+                       return ret;
+               iwl3945_sync_sta(priv, vif_priv->ibss_bssid_sta_id,
+                                (priv->band == IEEE80211_BAND_5GHZ) ?
+                                IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP);
+               iwl3945_rate_scale_init(priv->hw, vif_priv->ibss_bssid_sta_id);
+               return 0;
+       }
+       return iwl_legacy_remove_station(priv, vif_priv->ibss_bssid_sta_id,
+                                 vif->bss_conf.bssid);
+ }
+ /**
+  * iwl3945_init_hw_rate_table - Initialize the hardware rate fallback table
+  */
+ int iwl3945_init_hw_rate_table(struct iwl_priv *priv)
+ {
+       int rc, i, index, prev_index;
+       struct iwl3945_rate_scaling_cmd rate_cmd = {
+               .reserved = {0, 0, 0},
+       };
+       struct iwl3945_rate_scaling_info *table = rate_cmd.table;
+       for (i = 0; i < ARRAY_SIZE(iwl3945_rates); i++) {
+               index = iwl3945_rates[i].table_rs_index;
+               table[index].rate_n_flags =
+                       iwl3945_hw_set_rate_n_flags(iwl3945_rates[i].plcp, 0);
+               table[index].try_cnt = priv->retry_rate;
+               prev_index = iwl3945_get_prev_ieee_rate(i);
+               table[index].next_rate_index =
+                               iwl3945_rates[prev_index].table_rs_index;
+       }
+       switch (priv->band) {
+       case IEEE80211_BAND_5GHZ:
+               IWL_DEBUG_RATE(priv, "Select A mode rate scale\n");
+               /* If one of the following CCK rates is used,
+                * have it fall back to the 6M OFDM rate */
+               for (i = IWL_RATE_1M_INDEX_TABLE;
+                       i <= IWL_RATE_11M_INDEX_TABLE; i++)
+                       table[i].next_rate_index =
+                         iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
+               /* Don't fall back to CCK rates */
+               table[IWL_RATE_12M_INDEX_TABLE].next_rate_index =
+                                               IWL_RATE_9M_INDEX_TABLE;
+               /* Don't drop out of OFDM rates */
+               table[IWL_RATE_6M_INDEX_TABLE].next_rate_index =
+                   iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
+               break;
+       case IEEE80211_BAND_2GHZ:
+               IWL_DEBUG_RATE(priv, "Select B/G mode rate scale\n");
+               /* If an OFDM rate is used, have it fall back to the
+                * 1M CCK rates */
+               if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
+                   iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
+                       index = IWL_FIRST_CCK_RATE;
+                       for (i = IWL_RATE_6M_INDEX_TABLE;
+                            i <= IWL_RATE_54M_INDEX_TABLE; i++)
+                               table[i].next_rate_index =
+                                       iwl3945_rates[index].table_rs_index;
+                       index = IWL_RATE_11M_INDEX_TABLE;
+                       /* CCK shouldn't fall back to OFDM... */
+                       table[index].next_rate_index = IWL_RATE_5M_INDEX_TABLE;
+               }
+               break;
+       default:
+               WARN_ON(1);
+               break;
+       }
+       /* Update the rate scaling for control frame Tx */
+       rate_cmd.table_id = 0;
+       rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
+                             &rate_cmd);
+       if (rc)
+               return rc;
+       /* Update the rate scaling for data frame Tx */
+       rate_cmd.table_id = 1;
+       return iwl_legacy_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
+                               &rate_cmd);
+ }
+ /* Called when initializing driver */
+ int iwl3945_hw_set_hw_params(struct iwl_priv *priv)
+ {
+       memset((void *)&priv->hw_params, 0,
+              sizeof(struct iwl_hw_params));
+       priv->_3945.shared_virt =
+               dma_alloc_coherent(&priv->pci_dev->dev,
+                                  sizeof(struct iwl3945_shared),
+                                  &priv->_3945.shared_phys, GFP_KERNEL);
+       if (!priv->_3945.shared_virt) {
+               IWL_ERR(priv, "failed to allocate pci memory\n");
+               return -ENOMEM;
+       }
+       /* Assign number of Usable TX queues */
+       priv->hw_params.max_txq_num = priv->cfg->base_params->num_of_queues;
+       priv->hw_params.tfd_size = sizeof(struct iwl3945_tfd);
+       priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_3K);
+       priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
+       priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
+       priv->hw_params.max_stations = IWL3945_STATION_COUNT;
+       priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id = IWL3945_BROADCAST_ID;
+       priv->sta_key_max_num = STA_KEY_MAX_NUM;
+       priv->hw_params.rx_wrt_ptr_reg = FH39_RSCSR_CHNL0_WPTR;
+       priv->hw_params.max_beacon_itrvl = IWL39_MAX_UCODE_BEACON_INTERVAL;
+       priv->hw_params.beacon_time_tsf_bits = IWL3945_EXT_BEACON_TIME_POS;
+       return 0;
+ }
+ unsigned int iwl3945_hw_get_beacon_cmd(struct iwl_priv *priv,
+                         struct iwl3945_frame *frame, u8 rate)
+ {
+       struct iwl3945_tx_beacon_cmd *tx_beacon_cmd;
+       unsigned int frame_size;
+       tx_beacon_cmd = (struct iwl3945_tx_beacon_cmd *)&frame->u;
+       memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
+       tx_beacon_cmd->tx.sta_id =
+               priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id;
+       tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
+       frame_size = iwl3945_fill_beacon_frame(priv,
+                               tx_beacon_cmd->frame,
+                               sizeof(frame->u) - sizeof(*tx_beacon_cmd));
+       BUG_ON(frame_size > MAX_MPDU_SIZE);
+       tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
+       tx_beacon_cmd->tx.rate = rate;
+       tx_beacon_cmd->tx.tx_flags = (TX_CMD_FLG_SEQ_CTL_MSK |
+                                     TX_CMD_FLG_TSF_MSK);
+       /* supp_rates[0] == OFDM start at IWL_FIRST_OFDM_RATE*/
+       tx_beacon_cmd->tx.supp_rates[0] =
+               (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
+       tx_beacon_cmd->tx.supp_rates[1] =
+               (IWL_CCK_BASIC_RATES_MASK & 0xF);
+       return sizeof(struct iwl3945_tx_beacon_cmd) + frame_size;
+ }
+ void iwl3945_hw_rx_handler_setup(struct iwl_priv *priv)
+ {
+       priv->rx_handlers[REPLY_TX] = iwl3945_rx_reply_tx;
+       priv->rx_handlers[REPLY_3945_RX] = iwl3945_rx_reply_rx;
+ }
+ void iwl3945_hw_setup_deferred_work(struct iwl_priv *priv)
+ {
+       INIT_DELAYED_WORK(&priv->_3945.thermal_periodic,
+                         iwl3945_bg_reg_txpower_periodic);
+ }
+ void iwl3945_hw_cancel_deferred_work(struct iwl_priv *priv)
+ {
+       cancel_delayed_work(&priv->_3945.thermal_periodic);
+ }
+ /* check contents of special bootstrap uCode SRAM */
+ static int iwl3945_verify_bsm(struct iwl_priv *priv)
+  {
+       __le32 *image = priv->ucode_boot.v_addr;
+       u32 len = priv->ucode_boot.len;
+       u32 reg;
+       u32 val;
+       IWL_DEBUG_INFO(priv, "Begin verify bsm\n");
+       /* verify BSM SRAM contents */
+       val = iwl_legacy_read_prph(priv, BSM_WR_DWCOUNT_REG);
+       for (reg = BSM_SRAM_LOWER_BOUND;
+            reg < BSM_SRAM_LOWER_BOUND + len;
+            reg += sizeof(u32), image++) {
+               val = iwl_legacy_read_prph(priv, reg);
+               if (val != le32_to_cpu(*image)) {
+                       IWL_ERR(priv, "BSM uCode verification failed at "
+                                 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
+                                 BSM_SRAM_LOWER_BOUND,
+                                 reg - BSM_SRAM_LOWER_BOUND, len,
+                                 val, le32_to_cpu(*image));
+                       return -EIO;
+               }
+       }
+       IWL_DEBUG_INFO(priv, "BSM bootstrap uCode image OK\n");
+       return 0;
+ }
+ /******************************************************************************
+  *
+  * EEPROM related functions
+  *
+  ******************************************************************************/
+ /*
+  * Clear the OWNER_MSK, to establish driver (instead of uCode running on
+  * embedded controller) as EEPROM reader; each read is a series of pulses
+  * to/from the EEPROM chip, not a single event, so even reads could conflict
+  * if they weren't arbitrated by some ownership mechanism.  Here, the driver
+  * simply claims ownership, which should be safe when this function is called
+  * (i.e. before loading uCode!).
+  */
+ static int iwl3945_eeprom_acquire_semaphore(struct iwl_priv *priv)
+ {
+       _iwl_legacy_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
+       return 0;
+ }
+ static void iwl3945_eeprom_release_semaphore(struct iwl_priv *priv)
+ {
+       return;
+ }
+  /**
+   * iwl3945_load_bsm - Load bootstrap instructions
+   *
+   * BSM operation:
+   *
+   * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
+   * in special SRAM that does not power down during RFKILL.  When powering back
+   * up after power-saving sleeps (or during initial uCode load), the BSM loads
+   * the bootstrap program into the on-board processor, and starts it.
+   *
+   * The bootstrap program loads (via DMA) instructions and data for a new
+   * program from host DRAM locations indicated by the host driver in the
+   * BSM_DRAM_* registers.  Once the new program is loaded, it starts
+   * automatically.
+   *
+   * When initializing the NIC, the host driver points the BSM to the
+   * "initialize" uCode image.  This uCode sets up some internal data, then
+   * notifies host via "initialize alive" that it is complete.
+   *
+   * The host then replaces the BSM_DRAM_* pointer values to point to the
+   * normal runtime uCode instructions and a backup uCode data cache buffer
+   * (filled initially with starting data values for the on-board processor),
+   * then triggers the "initialize" uCode to load and launch the runtime uCode,
+   * which begins normal operation.
+   *
+   * When doing a power-save shutdown, runtime uCode saves data SRAM into
+   * the backup data cache in DRAM before SRAM is powered down.
+   *
+   * When powering back up, the BSM loads the bootstrap program.  This reloads
+   * the runtime uCode instructions and the backup data cache into SRAM,
+   * and re-launches the runtime uCode from where it left off.
+   */
+ static int iwl3945_load_bsm(struct iwl_priv *priv)
+ {
+       __le32 *image = priv->ucode_boot.v_addr;
+       u32 len = priv->ucode_boot.len;
+       dma_addr_t pinst;
+       dma_addr_t pdata;
+       u32 inst_len;
+       u32 data_len;
+       int rc;
+       int i;
+       u32 done;
+       u32 reg_offset;
+       IWL_DEBUG_INFO(priv, "Begin load bsm\n");
+       /* make sure bootstrap program is no larger than BSM's SRAM size */
+       if (len > IWL39_MAX_BSM_SIZE)
+               return -EINVAL;
+       /* Tell bootstrap uCode where to find the "Initialize" uCode
+       *   in host DRAM ... host DRAM physical address bits 31:0 for 3945.
+       * NOTE:  iwl3945_initialize_alive_start() will replace these values,
+       *        after the "initialize" uCode has run, to point to
+       *        runtime/protocol instructions and backup data cache. */
+       pinst = priv->ucode_init.p_addr;
+       pdata = priv->ucode_init_data.p_addr;
+       inst_len = priv->ucode_init.len;
+       data_len = priv->ucode_init_data.len;
+       iwl_legacy_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
+       iwl_legacy_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
+       iwl_legacy_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
+       iwl_legacy_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
+       /* Fill BSM memory with bootstrap instructions */
+       for (reg_offset = BSM_SRAM_LOWER_BOUND;
+            reg_offset < BSM_SRAM_LOWER_BOUND + len;
+            reg_offset += sizeof(u32), image++)
+               _iwl_legacy_write_prph(priv, reg_offset,
+                                         le32_to_cpu(*image));
+       rc = iwl3945_verify_bsm(priv);
+       if (rc)
+               return rc;
+       /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
+       iwl_legacy_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
+       iwl_legacy_write_prph(priv, BSM_WR_MEM_DST_REG,
+                                IWL39_RTC_INST_LOWER_BOUND);
+       iwl_legacy_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
+       /* Load bootstrap code into instruction SRAM now,
+        *   to prepare to load "initialize" uCode */
+       iwl_legacy_write_prph(priv, BSM_WR_CTRL_REG,
+               BSM_WR_CTRL_REG_BIT_START);
+       /* Wait for load of bootstrap uCode to finish */
+       for (i = 0; i < 100; i++) {
+               done = iwl_legacy_read_prph(priv, BSM_WR_CTRL_REG);
+               if (!(done & BSM_WR_CTRL_REG_BIT_START))
+                       break;
+               udelay(10);
+       }
+       if (i < 100)
+               IWL_DEBUG_INFO(priv, "BSM write complete, poll %d iterations\n", i);
+       else {
+               IWL_ERR(priv, "BSM write did not complete!\n");
+               return -EIO;
+       }
+       /* Enable future boot loads whenever power management unit triggers it
+        *   (e.g. when powering back up after power-save shutdown) */
+       iwl_legacy_write_prph(priv, BSM_WR_CTRL_REG,
+               BSM_WR_CTRL_REG_BIT_START_EN);
+       return 0;
+ }
+ static struct iwl_hcmd_ops iwl3945_hcmd = {
+       .rxon_assoc = iwl3945_send_rxon_assoc,
+       .commit_rxon = iwl3945_commit_rxon,
+ };
+ static struct iwl_lib_ops iwl3945_lib = {
+       .txq_attach_buf_to_tfd = iwl3945_hw_txq_attach_buf_to_tfd,
+       .txq_free_tfd = iwl3945_hw_txq_free_tfd,
+       .txq_init = iwl3945_hw_tx_queue_init,
+       .load_ucode = iwl3945_load_bsm,
+       .dump_nic_event_log = iwl3945_dump_nic_event_log,
+       .dump_nic_error_log = iwl3945_dump_nic_error_log,
+       .apm_ops = {
+               .init = iwl3945_apm_init,
+               .config = iwl3945_nic_config,
+       },
+       .eeprom_ops = {
+               .regulatory_bands = {
+                       EEPROM_REGULATORY_BAND_1_CHANNELS,
+                       EEPROM_REGULATORY_BAND_2_CHANNELS,
+                       EEPROM_REGULATORY_BAND_3_CHANNELS,
+                       EEPROM_REGULATORY_BAND_4_CHANNELS,
+                       EEPROM_REGULATORY_BAND_5_CHANNELS,
+                       EEPROM_REGULATORY_BAND_NO_HT40,
+                       EEPROM_REGULATORY_BAND_NO_HT40,
+               },
+               .acquire_semaphore = iwl3945_eeprom_acquire_semaphore,
+               .release_semaphore = iwl3945_eeprom_release_semaphore,
+       },
+       .send_tx_power  = iwl3945_send_tx_power,
+       .is_valid_rtc_data_addr = iwl3945_hw_valid_rtc_data_addr,
+       .debugfs_ops = {
+               .rx_stats_read = iwl3945_ucode_rx_stats_read,
+               .tx_stats_read = iwl3945_ucode_tx_stats_read,
+               .general_stats_read = iwl3945_ucode_general_stats_read,
+       },
+ };
+ static const struct iwl_legacy_ops iwl3945_legacy_ops = {
+       .post_associate = iwl3945_post_associate,
+       .config_ap = iwl3945_config_ap,
+       .manage_ibss_station = iwl3945_manage_ibss_station,
+ };
+ static struct iwl_hcmd_utils_ops iwl3945_hcmd_utils = {
+       .get_hcmd_size = iwl3945_get_hcmd_size,
+       .build_addsta_hcmd = iwl3945_build_addsta_hcmd,
+       .request_scan = iwl3945_request_scan,
+       .post_scan = iwl3945_post_scan,
+ };
+ static const struct iwl_ops iwl3945_ops = {
+       .lib = &iwl3945_lib,
+       .hcmd = &iwl3945_hcmd,
+       .utils = &iwl3945_hcmd_utils,
+       .led = &iwl3945_led_ops,
+       .legacy = &iwl3945_legacy_ops,
+       .ieee80211_ops = &iwl3945_hw_ops,
+ };
+ static struct iwl_base_params iwl3945_base_params = {
+       .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
+       .num_of_queues = IWL39_NUM_QUEUES,
+       .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
+       .set_l0s = false,
+       .use_bsm = true,
+       .led_compensation = 64,
+       .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
+       .wd_timeout = IWL_DEF_WD_TIMEOUT,
+       .max_event_log_size = 512,
+ };
+ static struct iwl_cfg iwl3945_bg_cfg = {
+       .name = "3945BG",
+       .fw_name_pre = IWL3945_FW_PRE,
+       .ucode_api_max = IWL3945_UCODE_API_MAX,
+       .ucode_api_min = IWL3945_UCODE_API_MIN,
+       .sku = IWL_SKU_G,
+       .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
+       .ops = &iwl3945_ops,
+       .mod_params = &iwl3945_mod_params,
+       .base_params = &iwl3945_base_params,
+       .led_mode = IWL_LED_BLINK,
+ };
+ static struct iwl_cfg iwl3945_abg_cfg = {
+       .name = "3945ABG",
+       .fw_name_pre = IWL3945_FW_PRE,
+       .ucode_api_max = IWL3945_UCODE_API_MAX,
+       .ucode_api_min = IWL3945_UCODE_API_MIN,
+       .sku = IWL_SKU_A|IWL_SKU_G,
+       .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
+       .ops = &iwl3945_ops,
+       .mod_params = &iwl3945_mod_params,
+       .base_params = &iwl3945_base_params,
+       .led_mode = IWL_LED_BLINK,
+ };
+ DEFINE_PCI_DEVICE_TABLE(iwl3945_hw_card_ids) = {
+       {IWL_PCI_DEVICE(0x4222, 0x1005, iwl3945_bg_cfg)},
+       {IWL_PCI_DEVICE(0x4222, 0x1034, iwl3945_bg_cfg)},
+       {IWL_PCI_DEVICE(0x4222, 0x1044, iwl3945_bg_cfg)},
+       {IWL_PCI_DEVICE(0x4227, 0x1014, iwl3945_bg_cfg)},
+       {IWL_PCI_DEVICE(0x4222, PCI_ANY_ID, iwl3945_abg_cfg)},
+       {IWL_PCI_DEVICE(0x4227, PCI_ANY_ID, iwl3945_abg_cfg)},
+       {0}
+ };
+ MODULE_DEVICE_TABLE(pci, iwl3945_hw_card_ids);
Simple merge
Simple merge