projects
/
GitHub
/
mt8127
/
android_kernel_alcatel_ttab.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ffe9ee4
)
[MIPS] Fix builds where MSC01E_xxx is undefined.
author
Chris Dearman
<chris@mips.com>
Thu, 24 May 2007 21:46:25 +0000
(22:46 +0100)
committer
Ralf Baechle
<ralf@linux-mips.org>
Thu, 14 Jun 2007 17:25:15 +0000
(18:25 +0100)
Signed-off-by: Chris Dearman <chris@mips.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/mips-boards/generic/time.c
patch
|
blob
|
blame
|
history
diff --git
a/arch/mips/mips-boards/generic/time.c
b/arch/mips/mips-boards/generic/time.c
index 33432ea188fb1005e640317d0ceb6462643e9506..8f1000f51b3d2b2512fe0d99b0fa669f11a23391 100644
(file)
--- a/
arch/mips/mips-boards/generic/time.c
+++ b/
arch/mips/mips-boards/generic/time.c
@@
-295,11
+295,14
@@
void __init plat_perf_setup(struct irqaction *irq)
void __init plat_timer_setup(struct irqaction *irq)
{
int hwint = 0;
+#ifdef MSC01E_INT_BASE
if (cpu_has_veic) {
set_vi_handler (MSC01E_INT_CPUCTR, mips_timer_dispatch);
mips_cpu_timer_irq = MSC01E_INT_BASE + MSC01E_INT_CPUCTR;
}
- else {
+ else
+#endif
+ {
if (cpu_has_mips_r2)
/*
* Read IntCtl.IPTI to determine the timer interrupt