projects
/
GitHub
/
LineageOS
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
dce411c
)
drm/nv50/vram: fix incorrect detection of bank count on newer chipsets
author
Ben Skeggs
<bskeggs@redhat.com>
Fri, 7 Oct 2011 06:00:31 +0000
(16:00 +1000)
committer
Ben Skeggs
<bskeggs@redhat.com>
Wed, 9 Nov 2011 22:58:47 +0000
(08:58 +1000)
NVA3+ has an extra bit here compared to NV50:NVA3 chipsets.
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
drivers/gpu/drm/nouveau/nv50_vram.c
patch
|
blob
|
blame
|
history
diff --git
a/drivers/gpu/drm/nouveau/nv50_vram.c
b/drivers/gpu/drm/nouveau/nv50_vram.c
index 9da23838e63e0d04d6e24f51e8a45e835cfb2979..2e45e57fd8698e03a2b8fdf3fcd04b69ddf86290 100644
(file)
--- a/
drivers/gpu/drm/nouveau/nv50_vram.c
+++ b/
drivers/gpu/drm/nouveau/nv50_vram.c
@@
-160,7
+160,7
@@
nv50_vram_rblock(struct drm_device *dev)
colbits = (r4 & 0x0000f000) >> 12;
rowbitsa = ((r4 & 0x000f0000) >> 16) + 8;
rowbitsb = ((r4 & 0x00f00000) >> 20) + 8;
- banks =
((r4 & 0x01000000) ? 8 : 4
);
+ banks =
1 << (((r4 & 0x03000000) >> 24) + 2
);
rowsize = parts * banks * (1 << colbits) * 8;
predicted = rowsize << rowbitsa;