clk: hi6220: Add RTC clock for pl031
authorZhangfei Gao <zhangfei.gao@linaro.org>
Thu, 30 Jun 2016 00:48:44 +0000 (17:48 -0700)
committerStephen Boyd <sboyd@codeaurora.org>
Thu, 30 Jun 2016 19:11:49 +0000 (12:11 -0700)
Adds clk support for the pl031 RTC on hi6220

Cc: Michael Turquette <mturquette@baylibre.com>
Cc: Stephen Boyd <sboyd@codeaurora.org>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: Pawel Moll <pawel.moll@arm.com>
Cc: Wei Xu <xuwei5@hisilicon.com>
Cc: Guodong Xu <guodong.xu@linaro.org>
Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org>
[jstultz: Forward ported, tweaked commit description]
Signed-off-by: John Stultz <john.stultz@linaro.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/hisilicon/clk-hi6220.c
include/dt-bindings/clock/hi6220-clock.h

index f02cb41d40a44fb2a04eedc67cabd6e4b5a87b98..76de9a762a86574c2da4212460ff7df5f1d92a53 100644 (file)
@@ -68,6 +68,8 @@ static struct hisi_gate_clock hi6220_separated_gate_clks_ao[] __initdata = {
        { HI6220_TIMER7_PCLK, "timer7_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 22, 0, },
        { HI6220_TIMER8_PCLK, "timer8_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 23, 0, },
        { HI6220_UART0_PCLK,  "uart0_pclk",  "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 24, 0, },
+       { HI6220_RTC0_PCLK,   "rtc0_pclk",   "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 25, 0, },
+       { HI6220_RTC1_PCLK,   "rtc1_pclk",   "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 26, 0, },
 };
 
 static void __init hi6220_clk_ao_init(struct device_node *np)
index 70ee3833a7a0f76e183b823b52220f867080e5e7..6b03c84f42783635573307c053d63e9f0d3ee083 100644 (file)
@@ -55,8 +55,9 @@
 #define HI6220_TIMER7_PCLK     34
 #define HI6220_TIMER8_PCLK     35
 #define HI6220_UART0_PCLK      36
-
-#define HI6220_AO_NR_CLKS      37
+#define HI6220_RTC0_PCLK       37
+#define HI6220_RTC1_PCLK       38
+#define HI6220_AO_NR_CLKS      39
 
 /* clk in Hi6220 systrl */
 /* gate clock */