return 0;
}
-static u32 gfx_v6_0_ring_get_rptr_gfx(struct amdgpu_ring *ring)
+static u32 gfx_v6_0_ring_get_rptr(struct amdgpu_ring *ring)
{
return ring->adev->wb.wb[ring->rptr_offs];
}
(void)RREG32(CP_RB0_WPTR);
}
-static u32 gfx_v6_0_ring_get_rptr_compute(struct amdgpu_ring *ring)
-{
- return ring->adev->wb.wb[ring->rptr_offs];
-}
-
static u32 gfx_v6_0_ring_get_wptr_compute(struct amdgpu_ring *ring)
{
struct amdgpu_device *adev = ring->adev;
};
static const struct amdgpu_ring_funcs gfx_v6_0_ring_funcs_gfx = {
- .get_rptr = gfx_v6_0_ring_get_rptr_gfx,
+ .get_rptr = gfx_v6_0_ring_get_rptr,
.get_wptr = gfx_v6_0_ring_get_wptr_gfx,
.set_wptr = gfx_v6_0_ring_set_wptr_gfx,
.parse_cs = NULL,
};
static const struct amdgpu_ring_funcs gfx_v6_0_ring_funcs_compute = {
- .get_rptr = gfx_v6_0_ring_get_rptr_compute,
+ .get_rptr = gfx_v6_0_ring_get_rptr,
.get_wptr = gfx_v6_0_ring_get_wptr_compute,
.set_wptr = gfx_v6_0_ring_set_wptr_compute,
.parse_cs = NULL,