projects
/
GitHub
/
moto-9609
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
1a93520
)
MIPS: ralink: Add missing clock on rt305x
author
John Crispin
<blogic@openwrt.org>
Wed, 4 Nov 2015 10:50:14 +0000
(11:50 +0100)
committer
Ralf Baechle
<ralf@linux-mips.org>
Wed, 11 Nov 2015 07:38:15 +0000
(08:38 +0100)
The rt305x support is missing a clock required by the ethernet driver.
Signed-off-by: John Crispin <blogic@openwrt.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/11447/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/ralink/rt305x.c
patch
|
blob
|
blame
|
history
diff --git
a/arch/mips/ralink/rt305x.c
b/arch/mips/ralink/rt305x.c
index 7e11f001e8ff7d0e655b5e7cfcd4f3fa8949fb24..9e45725920650bd55350549097f9330403f3ef6a 100644
(file)
--- a/
arch/mips/ralink/rt305x.c
+++ b/
arch/mips/ralink/rt305x.c
@@
-199,6
+199,7
@@
void __init ralink_clk_init(void)
}
ralink_clk_add("cpu", cpu_rate);
+ ralink_clk_add("sys", sys_rate);
ralink_clk_add("10000b00.spi", sys_rate);
ralink_clk_add("10000100.timer", wdt_rate);
ralink_clk_add("10000120.watchdog", wdt_rate);