drm/i915: enable cacheable objects on Ivybridge
authorJesse Barnes <jbarnes@virtuousgeek.org>
Thu, 3 Nov 2011 21:15:13 +0000 (14:15 -0700)
committerKeith Packard <keithp@keithp.com>
Thu, 3 Nov 2011 23:17:57 +0000 (16:17 -0700)
IVB supports these bits as well.

Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Reviewed-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Keith Packard <keithp@keithp.com>
drivers/gpu/drm/i915/i915_gem.c

index a83859767d48c21a4d7a93eed12f68fe15342048..ed0b68fdb9703f60bba0a29f4c36bdb19d5330bc 100644 (file)
@@ -3613,7 +3613,7 @@ struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
        obj->base.write_domain = I915_GEM_DOMAIN_CPU;
        obj->base.read_domains = I915_GEM_DOMAIN_CPU;
 
-       if (IS_GEN6(dev)) {
+       if (IS_GEN6(dev) || IS_GEN7(dev)) {
                /* On Gen6, we can have the GPU use the LLC (the CPU
                 * cache) for about a 10% performance improvement
                 * compared to uncached.  Graphics requests other than