selftests/powerpc: Add ptrace tests for TM SPR registers

This patch adds ptrace interface test for TM SPR registers. This
also adds ptrace interface based helper functions related to TM
SPR registers access.

Signed-off-by: Anshuman Khandual <khandual@linux.vnet.ibm.com>
Signed-off-by: Simon Guo <wei.guo.simon@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>

diff --git a/tools/testing/selftests/powerpc/ptrace/.gitignore b/tools/testing/selftests/powerpc/ptrace/.gitignore
index 49439538e234038a2d834a133806a5604279b166..349acfafc95b6f020af259d01f8ca44268927723 100644 (file)
--- a/tools/testing/selftests/powerpc/ptrace/.gitignore
+++ b/tools/testing/selftests/powerpc/ptrace/.gitignore
@@ -7,3 +7,4 @@ ptrace-tm-spd-tar
 ptrace-vsx
 ptrace-tm-vsx
 ptrace-tm-spd-vsx
+ptrace-tm-spr

diff --git a/tools/testing/selftests/powerpc/ptrace/Makefile b/tools/testing/selftests/powerpc/ptrace/Makefile
index f3f4129b3755e62c388af1632b41e9347473e6c9..fe6bc60dfc605dbdfc1a493b455fdbe1af0d3f25 100644 (file)
--- a/tools/testing/selftests/powerpc/ptrace/Makefile
+++ b/tools/testing/selftests/powerpc/ptrace/Makefile
@@ -1,6 +1,6 @@
 TEST_PROGS := ptrace-gpr ptrace-tm-gpr ptrace-tm-spd-gpr \
               ptrace-tar ptrace-tm-tar ptrace-tm-spd-tar ptrace-vsx ptrace-tm-vsx \
-              ptrace-tm-spd-vsx
+              ptrace-tm-spd-vsx ptrace-tm-spr
 
 include ../../lib.mk
 

diff --git a/tools/testing/selftests/powerpc/ptrace/ptrace-tm-spr.c b/tools/testing/selftests/powerpc/ptrace/ptrace-tm-spr.c
new file mode 100644 (file)
index 0000000..94e57cb
--- /dev/null
+++ b/tools/testing/selftests/powerpc/ptrace/ptrace-tm-spr.c
@@ -0,0 +1,168 @@
+/*
+ * Ptrace test TM SPR registers
+ *
+ * Copyright (C) 2015 Anshuman Khandual, IBM Corporation.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version
+ * 2 of the License, or (at your option) any later version.
+ */
+#include "ptrace.h"
+#include "tm.h"
+
+/* Tracee and tracer shared data */
+struct shared {
+       int flag;
+       struct tm_spr_regs regs;
+};
+unsigned long tfhar;
+
+int shm_id;
+struct shared *cptr, *pptr;
+
+int shm_id1;
+int *cptr1, *pptr1;
+
+#define TM_KVM_SCHED   0xe0000001ac000001
+int validate_tm_spr(struct tm_spr_regs *regs)
+{
+       FAIL_IF(regs->tm_tfhar != tfhar);
+       FAIL_IF((regs->tm_texasr == TM_KVM_SCHED) && (regs->tm_tfiar != 0));
+
+       return TEST_PASS;
+}
+
+void tm_spr(void)
+{
+       unsigned long result, texasr;
+       int ret;
+
+       cptr = (struct shared *)shmat(shm_id, NULL, 0);
+       cptr1 = (int *)shmat(shm_id1, NULL, 0);
+
+trans:
+       cptr1[0] = 0;
+       asm __volatile__(
+               "1: ;"
+               /* TM failover handler should follow "tbegin.;" */
+               "mflr 31;"
+               "bl 4f;"        /* $ = TFHAR - 12 */
+               "4: ;"
+               "mflr %[tfhar];"
+               "mtlr 31;"
+
+               "tbegin.;"
+               "beq 2f;"
+
+               "tsuspend.;"
+               "li 8, 1;"
+               "sth 8, 0(%[cptr1]);"
+               "tresume.;"
+               "b .;"
+
+               "tend.;"
+               "li 0, 0;"
+               "ori %[res], 0, 0;"
+               "b 3f;"
+
+               "2: ;"
+
+               "li 0, 1;"
+               "ori %[res], 0, 0;"
+               "mfspr %[texasr], %[sprn_texasr];"
+
+               "3: ;"
+               : [tfhar] "=r" (tfhar), [res] "=r" (result),
+               [texasr] "=r" (texasr), [cptr1] "=r" (cptr1)
+               : [sprn_texasr] "i"  (SPRN_TEXASR)
+               : "memory", "r0", "r1", "r2", "r3", "r4",
+               "r8", "r9", "r10", "r11", "r31"
+               );
+
+       /* There are 2 32bit instructions before tbegin. */
+       tfhar += 12;
+
+       if (result) {
+               if (!cptr->flag)
+                       goto trans;
+
+               ret = validate_tm_spr((struct tm_spr_regs *)&cptr->regs);
+               shmdt((void *)cptr);
+               shmdt((void *)cptr1);
+               if (ret)
+                       exit(1);
+               exit(0);
+       }
+       shmdt((void *)cptr);
+       shmdt((void *)cptr1);
+       exit(1);
+}
+
+int trace_tm_spr(pid_t child)
+{
+       FAIL_IF(start_trace(child));
+       FAIL_IF(show_tm_spr(child, (struct tm_spr_regs *)&pptr->regs));
+
+       printf("TFHAR: %lx TEXASR: %lx TFIAR: %lx\n", pptr->regs.tm_tfhar,
+                               pptr->regs.tm_texasr, pptr->regs.tm_tfiar);
+
+       pptr->flag = 1;
+       FAIL_IF(stop_trace(child));
+
+       return TEST_PASS;
+}
+
+int ptrace_tm_spr(void)
+{
+       pid_t pid;
+       int ret, status;
+
+       SKIP_IF(!have_htm());
+       shm_id = shmget(IPC_PRIVATE, sizeof(struct shared), 0777|IPC_CREAT);
+       shm_id1 = shmget(IPC_PRIVATE, sizeof(int), 0777|IPC_CREAT);
+       pid = fork();
+       if (pid < 0) {
+               perror("fork() failed");
+               return TEST_FAIL;
+       }
+
+       if (pid == 0)
+               tm_spr();
+
+       if (pid) {
+               pptr = (struct shared *)shmat(shm_id, NULL, 0);
+               pptr1 = (int *)shmat(shm_id1, NULL, 0);
+
+               while (!pptr1[0])
+                       asm volatile("" : : : "memory");
+               ret = trace_tm_spr(pid);
+               if (ret) {
+                       kill(pid, SIGKILL);
+                       shmdt((void *)pptr);
+                       shmdt((void *)pptr1);
+                       shmctl(shm_id, IPC_RMID, NULL);
+                       shmctl(shm_id1, IPC_RMID, NULL);
+                       return TEST_FAIL;
+               }
+
+               shmdt((void *)pptr);
+               shmdt((void *)pptr1);
+               ret = wait(&status);
+               shmctl(shm_id, IPC_RMID, NULL);
+               shmctl(shm_id1, IPC_RMID, NULL);
+               if (ret != pid) {
+                       printf("Child's exit status not captured\n");
+                       return TEST_FAIL;
+               }
+
+               return (WIFEXITED(status) && WEXITSTATUS(status)) ? TEST_FAIL :
+                       TEST_PASS;
+       }
+       return TEST_PASS;
+}
+
+int main(int argc, char *argv[])
+{
+       return test_harness(ptrace_tm_spr, "ptrace_tm_spr");
+}

diff --git a/tools/testing/selftests/powerpc/ptrace/ptrace.h b/tools/testing/selftests/powerpc/ptrace/ptrace.h
index 9aa0498ac738403b713a8a336a7c56bacdbb6f0e..19fb825270a186d3958784ea73bd82a2e71e2b89 100644 (file)
--- a/tools/testing/selftests/powerpc/ptrace/ptrace.h
+++ b/tools/testing/selftests/powerpc/ptrace/ptrace.h
@@ -38,6 +38,11 @@ struct fpr_regs {
        unsigned long fpscr;
 };
 
+struct tm_spr_regs {
+       unsigned long tm_tfhar;
+       unsigned long tm_texasr;
+       unsigned long tm_tfiar;
+};
 
 #ifndef NT_PPC_TAR
 #define NT_PPC_TAR     0x103
@@ -605,6 +610,36 @@ int write_vsx_ckpt(pid_t child, unsigned long *vsx)
        return TEST_PASS;
 }
 
+/* TM SPR */
+int show_tm_spr(pid_t child, struct tm_spr_regs *out)
+{
+       struct tm_spr_regs *regs;
+       struct iovec iov;
+       int ret;
+
+       regs = (struct tm_spr_regs *) malloc(sizeof(struct tm_spr_regs));
+       if (!regs) {
+               perror("malloc() failed");
+               return TEST_FAIL;
+       }
+
+       iov.iov_base = (u64 *) regs;
+       iov.iov_len = sizeof(struct tm_spr_regs);
+
+       ret = ptrace(PTRACE_GETREGSET, child, NT_PPC_TM_SPR, &iov);
+       if (ret) {
+               perror("ptrace(PTRACE_GETREGSET) failed");
+               return TEST_FAIL;
+       }
+
+       if (out)
+               memcpy(out, regs, sizeof(struct tm_spr_regs));
+
+       return TEST_PASS;
+}
+
+
+
 /* Analyse TEXASR after TM failure */
 inline unsigned long get_tfiar(void)
 {