projects
/
GitHub
/
moto-9609
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
eea8e32
)
ARM: imx: mask gpc interrupts initially
author
Shawn Guo
<shawn.guo@linaro.org>
Tue, 4 Dec 2012 14:55:13 +0000
(22:55 +0800)
committer
Shawn Guo
<shawn.guo@linaro.org>
Wed, 30 Jan 2013 13:08:34 +0000
(21:08 +0800)
Mask gpc interrupts initially to avoid suspicious interrupts.
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
arch/arm/mach-imx/gpc.c
patch
|
blob
|
blame
|
history
diff --git
a/arch/arm/mach-imx/gpc.c
b/arch/arm/mach-imx/gpc.c
index e1537f9e45b858571bdfa794be8f86507e06cadd..722e5df7e44ed4b8b9f07c78eb8fcd2ecc20e67d 100644
(file)
--- a/
arch/arm/mach-imx/gpc.c
+++ b/
arch/arm/mach-imx/gpc.c
@@
-101,11
+101,16
@@
static void imx_gpc_irq_mask(struct irq_data *d)
void __init imx_gpc_init(void)
{
struct device_node *np;
+ int i;
np = of_find_compatible_node(NULL, NULL, "fsl,imx6q-gpc");
gpc_base = of_iomap(np, 0);
WARN_ON(!gpc_base);
+ /* Initially mask all interrupts */
+ for (i = 0; i < IMR_NUM; i++)
+ writel_relaxed(~0, gpc_base + GPC_IMR1 + i * 4);
+
/* Register GPC as the secondary interrupt controller behind GIC */
gic_arch_extn.irq_mask = imx_gpc_irq_mask;
gic_arch_extn.irq_unmask = imx_gpc_irq_unmask;