projects / GitHub / moto-9609 / android_kernel_motorola_exynos9610.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 3be192e)
drm/i915/skl: drop workarounds for F0 revision
authorJani Nikula <jani.nikula@intel.com>
Fri, 16 Sep 2016 13:59:48 +0000 (16:59 +0300)
committerJani Nikula <jani.nikula@intel.com>
Mon, 26 Sep 2016 09:14:05 +0000 (12:14 +0300)
Pre-production hardware is not supported.

Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/e5433e6430dcfd941209c4d8103035ddb13d17b4.1474034059.git.jani.nikula@intel.com
drivers/gpu/drm/i915/intel_ringbuffer.c patch | blob | blame | history

diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.c b/drivers/gpu/drm/i915/intel_ringbuffer.c
index 68dc27f6ba0add0c00f11a9929f409af2ab8fc43..67ea9dd5921e905d32557b01e20a1020360778a8 100644 (file)
--- a/drivers/gpu/drm/i915/intel_ringbuffer.c
+++ b/drivers/gpu/drm/i915/intel_ringbuffer.c
@@ -1007,12 +1007,6 @@ static int skl_init_workarounds(struct intel_engine_cs *engine)
        I915_WRITE(GEN8_GARBCNTL, (I915_READ(GEN8_GARBCNTL) |
                                   GEN9_GAPS_TSV_CREDIT_DISABLE));
 
-       /* WaDisableSbeCacheDispatchPortSharing:skl */
-       if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0))
-               WA_SET_BIT_MASKED(
-                       GEN7_HALF_SLICE_CHICKEN1,
-                       GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
-
        /* WaDisableGafsUnitClkGating:skl */
        WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE);