projects
/
GitHub
/
mt8127
/
android_kernel_alcatel_ttab.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e47c659
)
MIPS: Align .data.cacheline_aligned based on CONFIG_MIPS_L1_CACHE_SHIFT
author
David Daney
<ddaney@caviumnetworks.com>
Mon, 13 Oct 2008 23:36:13 +0000
(16:36 -0700)
committer
Ralf Baechle
<ralf@linux-mips.org>
Wed, 15 Oct 2008 11:46:50 +0000
(12:46 +0100)
Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/kernel/vmlinux.lds.S
patch
|
blob
|
blame
|
history
diff --git
a/arch/mips/kernel/vmlinux.lds.S
b/arch/mips/kernel/vmlinux.lds.S
index afb119f35682680c2eb5eeddb20137aab7e64aa9..58738c8d754feb09bf525fe6862c62e1f6bda39a 100644
(file)
--- a/
arch/mips/kernel/vmlinux.lds.S
+++ b/
arch/mips/kernel/vmlinux.lds.S
@@
-104,7
+104,7
@@
SECTIONS
. = ALIGN(_PAGE_SIZE);
__nosave_end = .;
- . = ALIGN(
32
);
+ . = ALIGN(
1 << CONFIG_MIPS_L1_CACHE_SHIFT
);
.data.cacheline_aligned : {
*(.data.cacheline_aligned)
}