projects
/
GitHub
/
LineageOS
/
android_kernel_motorola_exynos9610.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
899451b
)
drm/tegra: sor - Enable only the necessary number of lanes
author
Thierry Reding
<treding@nvidia.com>
Thu, 5 Jun 2014 14:29:46 +0000
(16:29 +0200)
committer
Thierry Reding
<treding@nvidia.com>
Mon, 9 Jun 2014 10:02:50 +0000
(12:02 +0200)
Instead of always enabling all four lanes, enable only the number probed
from the link.
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/gpu/drm/tegra/sor.c
patch
|
blob
|
blame
|
history
diff --git
a/drivers/gpu/drm/tegra/sor.c
b/drivers/gpu/drm/tegra/sor.c
index fefd26f0c7513940f6db78d607dbed689c340b7f..7d2a5db72365496d1dee2e3e165321a4f91fca3d 100644
(file)
--- a/
drivers/gpu/drm/tegra/sor.c
+++ b/
drivers/gpu/drm/tegra/sor.c
@@
-656,7
+656,7
@@
static int tegra_output_sor_enable(struct tegra_output *output)
value = tegra_sor_readl(sor, SOR_DP_LINKCTL_0);
value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
- value |= SOR_DP_LINKCTL_LANE_COUNT(
4
);
+ value |= SOR_DP_LINKCTL_LANE_COUNT(
link.num_lanes
);
tegra_sor_writel(sor, value, SOR_DP_LINKCTL_0);
/* start lane sequencer */