dts: vt8500: Fix errors in SDHC node for WM8505
authorRoman Volkov <rvolkov@v1ros.org>
Fri, 1 Jan 2016 13:38:12 +0000 (16:38 +0300)
committerArnd Bergmann <arnd@arndb.de>
Thu, 7 Jan 2016 15:04:32 +0000 (16:04 +0100)
According to datasheet, the registers space of SDHC controller is 1Kb,
not '0x1000', the correct value should be '0x400'. Bracket interrupt
numbers individually per recommendations.

Signed-off-by: Roman Volkov <rvolkov@v1ros.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
arch/arm/boot/dts/wm8505.dtsi

index a1a854b8a4547c1d47d8707c262335f7cdf66acd..e9ef539e13d318378dde5803c7e7e00c5f18865f 100644 (file)
 
                sdhc@d800a000 {
                        compatible = "wm,wm8505-sdhc";
-                       reg = <0xd800a000 0x1000>;
-                       interrupts = <20 21>;
+                       reg = <0xd800a000 0x400>;
+                       interrupts = <20>, <21>;
                        clocks = <&clksdhc>;
                        bus-width = <4>;
                };