projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2b5b9b7) | patch
MIPS: TXx9: Fix spi-baseclk value
authorAtsushi Nemoto <anemo@mba.ocn.ne.jp>
Thu, 3 Sep 2009 13:59:00 +0000 (22:59 +0900)
committerRalf Baechle <ralf@linux-mips.org>
Mon, 2 Nov 2009 11:00:07 +0000 (12:00 +0100)
commitfcc152f3bf55cec61167b173774cbf717b0ff5e4
tree7005fde7d87f7f93fa33a39f1cda3194ed94a632tree | snapshot (tar.gz zip)
parent2b5b9b786c177fa4bca1646325a1dd98c4399523commit | diff
MIPS: TXx9: Fix spi-baseclk value

TXx9 SPI bit rate is calculated by:
fBR = fSPI / 2 / (n + 1)
(fSPI is SPI master clock freq, i.e. imbusclk freq.)
So use imbus_clk / 2 as a spi-baseclk.

Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/txx9/generic/setup.c diff | blob | blame | history