projects / GitHub / LineageOS / android_kernel_motorola_exynos9610.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 53af3ba) | patch
KVM: PPC: Book3S HV: Invalidate ERAT on guest entry/exit for POWER9 DD1
authorPaul Mackerras <paulus@ozlabs.org>
Mon, 30 Jan 2017 10:21:52 +0000 (21:21 +1100)
committerMichael Ellerman <mpe@ellerman.id.au>
Tue, 31 Jan 2017 08:11:52 +0000 (19:11 +1100)
commitf11f6f79b606fb54bb388d0ea652ed889b2fdf86
tree4b024bf22a2196a249eeff28bd1bd2acc2827936tree | snapshot (tar.gz zip)
parent53af3ba2e8195f504d6a3a0667ccb5e7d4c57599commit | diff
KVM: PPC: Book3S HV: Invalidate ERAT on guest entry/exit for POWER9 DD1

On POWER9 DD1, we need to invalidate the ERAT (effective to real
address translation cache) when changing the PIDR register, which
we do as part of guest entry and exit.

Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
arch/powerpc/kvm/book3s_hv_rmhandlers.S diff | blob | blame | history